{"id":"https://openalex.org/W2056144471","doi":"https://doi.org/10.1109/padsw.2014.7097807","title":"Rhymes: A shared virtual memory system for non-coherent tiled many-core architectures","display_name":"Rhymes: A shared virtual memory system for non-coherent tiled many-core architectures","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2056144471","doi":"https://doi.org/10.1109/padsw.2014.7097807","mag":"2056144471"},"language":"en","primary_location":{"id":"doi:10.1109/padsw.2014.7097807","is_oa":false,"landing_page_url":"https://doi.org/10.1109/padsw.2014.7097807","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 20th IEEE International Conference on Parallel and Distributed Systems (ICPADS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056094107","display_name":"King Tin Lam","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]},{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"King Tin Lam","raw_affiliation_strings":["Department of Computer Science, The University of Hong Kong, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, The University of Hong Kong, China","institution_ids":["https://openalex.org/I177725633","https://openalex.org/I889458895"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107901514","display_name":"Jinghao Shi","orcid":"https://orcid.org/0009-0003-0196-5111"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]},{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Jinghao Shi","raw_affiliation_strings":["Department of Computer Science, The University of Hong Kong, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, The University of Hong Kong, China","institution_ids":["https://openalex.org/I177725633","https://openalex.org/I889458895"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003815017","display_name":"Dominic Hung","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]},{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Dominic Hung","raw_affiliation_strings":["Department of Computer Science, The University of Hong Kong, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, The University of Hong Kong, China","institution_ids":["https://openalex.org/I177725633","https://openalex.org/I889458895"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113952625","display_name":"Cho\u2010Li Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]},{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Cho-Li Wang","raw_affiliation_strings":["Department of Computer Science, The University of Hong Kong, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, The University of Hong Kong, China","institution_ids":["https://openalex.org/I177725633","https://openalex.org/I889458895"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055426388","display_name":"Zhiquan Lai","orcid":"https://orcid.org/0000-0002-3458-4732"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]},{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Zhiquan Lai","raw_affiliation_strings":["Department of Computer Science, The University of Hong Kong, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, The University of Hong Kong, China","institution_ids":["https://openalex.org/I177725633","https://openalex.org/I889458895"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087443334","display_name":"Wangbin Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I2250955327","display_name":"Huawei Technologies (China)","ror":"https://ror.org/00cmhce21","country_code":"CN","type":"company","lineage":["https://openalex.org/I2250955327"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wangbin Zhu","raw_affiliation_strings":["Huawei Technologies Co., Ltd., Shenzhen, China","HUAWEI Technologies Co.LTD., Shenzhen, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Huawei Technologies Co., Ltd., Shenzhen, China","institution_ids":["https://openalex.org/I2250955327"]},{"raw_affiliation_string":"HUAWEI Technologies Co.LTD., Shenzhen, China#TAB#","institution_ids":["https://openalex.org/I2250955327"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081419302","display_name":"Youliang Yan","orcid":null},"institutions":[{"id":"https://openalex.org/I2250955327","display_name":"Huawei Technologies (China)","ror":"https://ror.org/00cmhce21","country_code":"CN","type":"company","lineage":["https://openalex.org/I2250955327"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Youliang Yan","raw_affiliation_strings":["Huawei Technologies Co., Ltd., Shenzhen, China","HUAWEI Technologies Co.LTD., Shenzhen, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Huawei Technologies Co., Ltd., Shenzhen, China","institution_ids":["https://openalex.org/I2250955327"]},{"raw_affiliation_string":"HUAWEI Technologies Co.LTD., Shenzhen, China#TAB#","institution_ids":["https://openalex.org/I2250955327"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9453,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.76088995,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"183","last_page":"190"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8716858625411987},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.6782424449920654},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5958331823348999},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.549958348274231},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.532524824142456},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5263596773147583},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4862448275089264},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4713415801525116},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.45159101486206055},{"id":"https://openalex.org/keywords/single-chip-cloud-computer","display_name":"Single-chip Cloud Computer","score":0.44275766611099243},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.425862193107605},{"id":"https://openalex.org/keywords/mesif-protocol","display_name":"MESIF protocol","score":0.42391350865364075},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.42206376791000366},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40454214811325073},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3767256736755371},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.35956311225891113},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.3441336154937744},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3352046012878418},{"id":"https://openalex.org/keywords/cloud-computing","display_name":"Cloud computing","score":0.3202229142189026},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.21816697716712952},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.19713738560676575},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.18449833989143372}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8716858625411987},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.6782424449920654},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5958331823348999},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.549958348274231},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.532524824142456},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5263596773147583},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4862448275089264},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4713415801525116},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.45159101486206055},{"id":"https://openalex.org/C166178840","wikidata":"https://www.wikidata.org/wiki/Q1571735","display_name":"Single-chip Cloud Computer","level":5,"score":0.44275766611099243},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.425862193107605},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.42391350865364075},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.42206376791000366},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40454214811325073},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3767256736755371},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.35956311225891113},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.3441336154937744},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3352046012878418},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.3202229142189026},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.21816697716712952},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.19713738560676575},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.18449833989143372},{"id":"https://openalex.org/C184842701","wikidata":"https://www.wikidata.org/wiki/Q370563","display_name":"Cloud computing security","level":3,"score":0.0},{"id":"https://openalex.org/C120115606","wikidata":"https://www.wikidata.org/wiki/Q5135723","display_name":"Cloud testing","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/padsw.2014.7097807","is_oa":false,"landing_page_url":"https://doi.org/10.1109/padsw.2014.7097807","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 20th IEEE International Conference on Parallel and Distributed Systems (ICPADS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1542985837","https://openalex.org/W1660645115","https://openalex.org/W1967004358","https://openalex.org/W1981866758","https://openalex.org/W1983096721","https://openalex.org/W2153935788","https://openalex.org/W2168075869","https://openalex.org/W2768267150"],"related_works":["https://openalex.org/W2781952239","https://openalex.org/W1493169548","https://openalex.org/W2078049990","https://openalex.org/W2188202186","https://openalex.org/W1768902350","https://openalex.org/W2810517735","https://openalex.org/W2105141138","https://openalex.org/W2149861845","https://openalex.org/W2008090428","https://openalex.org/W1545683692"],"abstract_inverted_index":{"The":[0],"rising":[1],"core":[2],"count":[3],"per":[4],"processor":[5,86],"is":[6],"pushing":[7],"chip":[8],"complexity":[9],"to":[10,23,39,67,84,101,131,169],"a":[11,60,75,96,128],"level":[12],"that":[13,151],"hardware-based":[14],"cache":[15,98,174],"coherency":[16],"protocols":[17],"become":[18],"too":[19],"hard":[20],"and":[21,33,90,113,137],"costly":[22],"scale":[24],"someday.":[25],"We":[26,135],"need":[27],"new":[28,85],"designs":[29],"of":[30,64,88,144],"many-core":[31],"hardware":[32,65],"software":[34,162],"other":[35],"than":[36],"traditional":[37],"technologies":[38],"keep":[40],"up":[41,168],"with":[42,178],"the":[43,53,141,145,155],"ever-increasing":[44],"scalability":[45],"demands.":[46],"A":[47],"cluster-on-chip":[48],"architecture,":[49],"as":[50],"exemplified":[51],"by":[52,160,167],"Intel":[54],"Single-chip":[55],"Cloud":[56],"Computer":[57],"(SCC),":[58],"promotes":[59],"software-oriented":[61],"approach":[62,158],"instead":[63],"support":[66],"implementing":[68],"shared":[69,76,109],"memory":[70,78,92,111],"coherence.":[71],"This":[72],"paper":[73],"presents":[74],"virtual":[77],"(SVM)":[79],"system,":[80],"dubbed":[81],"Rhymes,":[82],"tailored":[83],"kinds":[87],"non-coherent":[89],"hybrid":[91],"architectures.":[93],"Rhymes":[94,139],"features":[95],"two-way":[97],"coherence":[99,164],"protocol":[100],"enforce":[102],"release":[103],"consistency":[104,115],"for":[105,116,176],"pages":[106,117],"allocated":[107],"in":[108,118],"physical":[110],"(SPM)":[112],"scope":[114],"percore":[119,129],"private":[120],"memory.":[121],"It":[122],"also":[123],"supports":[124],"page":[125],"remapping":[126],"on":[127,140],"basis":[130],"boost":[132],"data":[133,180],"locality.":[134],"implement":[136],"test":[138],"SCC":[142],"port":[143],"Barrelfish":[146],"OS.":[147],"Experimental":[148],"results":[149],"show":[150],"our":[152],"SVM":[153],"outperforms":[154],"pure":[156],"SPM":[157],"used":[159],"Intel's":[161],"managed":[163],"(SMC)":[165],"library":[166],"12":[170],"times":[171],"through":[172],"improved":[173],"utilization":[175],"applications":[177],"strong":[179],"reuse":[181],"patterns.":[182]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}