{"id":"https://openalex.org/W3191916678","doi":"https://doi.org/10.1109/pact.2013.6618812","title":"Memory-centric system interconnect design with Hybrid Memory Cubes","display_name":"Memory-centric system interconnect design with Hybrid Memory Cubes","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W3191916678","doi":"https://doi.org/10.1109/pact.2013.6618812","mag":"3191916678"},"language":"en","primary_location":{"id":"doi:10.1109/pact.2013.6618812","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2013.6618812","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100334897","display_name":"Gwangsun Kim","orcid":"https://orcid.org/0000-0001-5749-5794"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Gwangsun Kim","raw_affiliation_strings":["Korea Advanced Institute of Science and Technology, South Korea"],"affiliations":[{"raw_affiliation_string":"Korea Advanced Institute of Science and Technology, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100698124","display_name":"John Kim","orcid":"https://orcid.org/0000-0003-3958-3891"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]},{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"John Kim","raw_affiliation_strings":["Korea Advanced Institute of Science and Technology, South Korea","Seoul National University, South Korea"],"affiliations":[{"raw_affiliation_string":"Korea Advanced Institute of Science and Technology, South Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Seoul National University, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078262826","display_name":"Jung Ho Ahn","orcid":"https://orcid.org/0000-0003-1733-1394"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jung Ho Ahn","raw_affiliation_strings":["Seoul National University, South Korea"],"affiliations":[{"raw_affiliation_string":"Seoul National University, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015393579","display_name":"Jaeha Kim","orcid":"https://orcid.org/0000-0003-2237-3134"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]},{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaeha Kim","raw_affiliation_strings":["Korea Advanced Institute of Science and Technology, South Korea","Seoul National University, South Korea"],"affiliations":[{"raw_affiliation_string":"Korea Advanced Institute of Science and Technology, South Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Seoul National University, South Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100334897"],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":null,"apc_paid":null,"fwci":2.1747,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.89690992,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"145","last_page":"155"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8380967378616333},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5607267618179321},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.552348256111145},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.47054630517959595},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.46735432744026184},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4601927101612091},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4599427878856659},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4460690915584564},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.44236478209495544},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4034390151500702},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3764357566833496},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3677203059196472},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.23832052946090698},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23420900106430054},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.19487637281417847}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8380967378616333},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5607267618179321},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.552348256111145},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.47054630517959595},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.46735432744026184},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4601927101612091},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4599427878856659},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4460690915584564},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.44236478209495544},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4034390151500702},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3764357566833496},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3677203059196472},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.23832052946090698},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23420900106430054},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.19487637281417847},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/pact.2013.6618812","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2013.6618812","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1579295331","https://openalex.org/W1601528658","https://openalex.org/W1983096721","https://openalex.org/W1993544900","https://openalex.org/W1995082704","https://openalex.org/W2025177582","https://openalex.org/W2027829345","https://openalex.org/W2048789167","https://openalex.org/W2049459394","https://openalex.org/W2052787948","https://openalex.org/W2056639008","https://openalex.org/W2077940408","https://openalex.org/W2101022290","https://openalex.org/W2113267815","https://openalex.org/W2115172404","https://openalex.org/W2118231264","https://openalex.org/W2118703320","https://openalex.org/W2133133739","https://openalex.org/W2157554053","https://openalex.org/W2163947402","https://openalex.org/W2164264749","https://openalex.org/W2166984288","https://openalex.org/W2545960051","https://openalex.org/W3139707965","https://openalex.org/W3146763006","https://openalex.org/W3152304157","https://openalex.org/W4238549726","https://openalex.org/W4292169167","https://openalex.org/W6634561335","https://openalex.org/W6648410045","https://openalex.org/W6677264922","https://openalex.org/W6682164510","https://openalex.org/W6720847907","https://openalex.org/W6820157634"],"related_works":["https://openalex.org/W3008068282","https://openalex.org/W1975698617","https://openalex.org/W4210611780","https://openalex.org/W2130320819","https://openalex.org/W2409197925","https://openalex.org/W2136004815","https://openalex.org/W4393076761","https://openalex.org/W2136268150","https://openalex.org/W192622089","https://openalex.org/W2066884729"],"abstract_inverted_index":{"Memory":[0,18],"bandwidth":[1,27,54,114,179,192],"has":[2,20],"been":[3,22],"one":[4],"of":[5],"the":[6,15,103,113,133,138,150,155],"most":[7],"critical":[8],"system":[9,39],"performance":[10,187],"bottlenecks.":[11],"As":[12],"a":[13,62,98,143],"result,":[14],"HMC":[16],"(Hybrid":[17],"Cube)":[19],"recently":[21],"proposed":[23],"to":[24,72,76,101,125,135,164],"improve":[25],"DRAM":[26],"as":[28,30,80],"well":[29],"energy":[31],"efficiency.":[32],"In":[33],"this":[34],"paper,":[35],"we":[36,60,96],"explore":[37],"different":[38,56,116,167,181],"interconnect":[40],"designs":[41],"with":[42,149],"HMCs.":[43,88],"We":[44,141],"show":[45,171],"that":[46,172],"processor-centric":[47],"network":[48,64,100,104],"architectures":[49],"cannot":[50],"fully":[51],"utilize":[52,177],"processor":[53,68,178],"across":[55,115,166],"traffic":[57,182],"patterns.":[58],"Thus,":[59],"propose":[61,97,142],"memory-centric":[63,173],"in":[65,147],"which":[66],"all":[67,81],"channels":[69],"are":[70,91],"connected":[71],"HMCs":[73,93],"and":[74,106,118,132,184,193],"not":[75],"any":[77],"other":[78],"processors":[79,84],"communication":[82],"between":[83],"goes":[85],"through":[86],"intermediate":[87],"Since":[89],"there":[90],"multiple":[92],"per":[94],"processor,":[95],"distributor-based":[99],"reduce":[102],"diameter":[105],"achieve":[107,185],"lower":[108,194],"latency":[109,131,157],"while":[110,158],"properly":[111,136],"distributing":[112],"routers":[117],"providing":[119,189],"path":[120,139],"diversity.":[121,140],"Memory-centric":[122],"networks":[123,174],"lead":[124],"some":[126],"challenges":[127],"including":[128],"higher":[129,186,190],"processor-to-processor":[130],"need":[134],"exploit":[137],"pass-through":[144],"microarchitecture,":[145],"which,":[146],"combination":[148],"proper":[151],"intra-HMC":[152],"organization,":[153],"reduces":[154],"zero-load":[156],"exploiting":[159],"adaptive":[160],"(and":[161],"non-minimal)":[162],"routing":[163],"load-balance":[165],"channels.":[168],"Our":[169],"results":[170],"can":[175],"efficiently":[176],"for":[180],"patterns":[183],"by":[188],"memory":[191],"latency.":[195]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}