{"id":"https://openalex.org/W4234146066","doi":"https://doi.org/10.1109/pact.2003.1238015","title":"Design trade-offs in high-throughput coherence controllers","display_name":"Design trade-offs in high-throughput coherence controllers","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W4234146066","doi":"https://doi.org/10.1109/pact.2003.1238015"},"language":"en","primary_location":{"id":"doi:10.1109/pact.2003.1238015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2003.1238015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Oceans 2002 Conference and Exhibition. Conference Proceedings (Cat. No.02CH37362)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033083478","display_name":"A.-T. Nguyen","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A.-T. Nguyen","raw_affiliation_strings":["Microprocessor Research Laboratories, Intel Corporation, CA, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research Laboratories, Intel Corporation, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011926891","display_name":"J. Torrellas","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Torrellas","raw_affiliation_strings":["Department of Computer Science, University of Illinois, Urbana-Champaign, Urbana-Champaign, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Illinois, Urbana-Champaign, Urbana-Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5033083478"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.3292,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.68167766,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"194","last_page":"205"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9593999981880188,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9593999981880188,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9330999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8740874528884888},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.7760151624679565},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7036502957344055},{"id":"https://openalex.org/keywords/directory","display_name":"Directory","score":0.5882935523986816},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5803812742233276},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5665022134780884},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5123459100723267},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4488256573677063},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4294127821922302},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.39922526478767395},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39634081721305847},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3775906562805176},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.19153699278831482}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8740874528884888},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.7760151624679565},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7036502957344055},{"id":"https://openalex.org/C2777683733","wikidata":"https://www.wikidata.org/wiki/Q201456","display_name":"Directory","level":2,"score":0.5882935523986816},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5803812742233276},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5665022134780884},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5123459100723267},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4488256573677063},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4294127821922302},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.39922526478767395},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39634081721305847},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3775906562805176},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.19153699278831482},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/pact.2003.1238015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2003.1238015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Oceans 2002 Conference and Exhibition. Conference Proceedings (Cat. No.02CH37362)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1598471787","https://openalex.org/W1968833569","https://openalex.org/W1970444712","https://openalex.org/W1975025054","https://openalex.org/W2127547524","https://openalex.org/W2139397536","https://openalex.org/W2146309320","https://openalex.org/W2153748416","https://openalex.org/W2163488221","https://openalex.org/W4234177455","https://openalex.org/W4238549726","https://openalex.org/W4248644755","https://openalex.org/W4255431730","https://openalex.org/W6611518293","https://openalex.org/W6635708791","https://openalex.org/W6680569787","https://openalex.org/W6681533205","https://openalex.org/W6682177704"],"related_works":["https://openalex.org/W2549803267","https://openalex.org/W2497617944","https://openalex.org/W2167303720","https://openalex.org/W1563139915","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W4256652509","https://openalex.org/W2109715593","https://openalex.org/W2081416538","https://openalex.org/W2140219379"],"abstract_inverted_index":{"Recent":[0],"research":[1],"shows":[2],"that":[3,136,138],"the":[4,34,59,69,74,83,88,101,113,145,178,199,223],"high":[5],"occupancy":[6],"of":[7,36,49,71,116,147,159,193],"coherence":[8,66],"controllers":[9],"(CCs)":[10],"is":[11,204],"a":[12,153,185],"major":[13],"performance":[14,146],"bottleneck":[15],"in":[16,58,68,73,82,87,100],"scalable":[17],"shared-memory":[18],"multiprocessors.":[19],"We":[20],"propose":[21],"to":[22,32,111],"take":[23],"microarchitectural":[24],"enhancements":[25,40],"used":[26,173],"for":[27,44],"microprocessors":[28],"and":[29,51,54,77,90,118,126,142,198,211],"apply":[30],"them":[31],"improve":[33,119],"throughput":[35,115],"hardwired":[37],"CCs.":[38,175,202],"These":[39,107],"are":[41],"CC":[42,60,84,102],"support":[43,139],"nonblocking":[45,140],"execution,":[46],"early":[47],"fetches":[48],"directory":[50,75,89],"L3":[52],"information,":[53],"superpipelining.":[55],"Nonblocking":[56],"execution":[57,141],"reduces":[61],"stalls":[62],"by":[63],"processing":[64,105],"subsequent":[65],"transactions":[67],"presence":[70],"misses":[72,86],"cache":[76],"tag":[78,91],"cache.":[79],"Early":[80],"fetching":[81],"hides":[85],"caches":[92],"and,":[93],"therefore,":[94],"also":[95],"removes":[96],"stalls.":[97],"Finally,":[98],"superpipelining":[99,143],"increases":[103],"its":[104],"bandwidth.":[106],"supports":[108],"all":[109],"serve":[110],"increase":[112],"overall":[114,120],"CCs":[117,137],"system":[121,224],"performance.":[122,229],"Using":[123],"both":[124],"SPLASH-2":[125],"parallelized":[127],"SPEC95":[128],"applications":[129],"on":[130,165],"detailed":[131],"simulation":[132],"models,":[133],"we":[134,220],"show":[135],"boost":[144],"machines":[148],"substantially.":[149],"With":[150],"these":[151],"CCs,":[152,219],"64-processor":[154,188],"machine":[155,179,189],"with":[156,190,215],"four":[157,160],"nodes":[158,192],"SMPs":[161],"per":[162,196],"node":[163,197,212],"runs":[164,180],"average":[166],"3.56":[167],"times":[168],"faster":[169],"than":[170],"if":[171],"it":[172],"conventional":[174],"In":[176],"addition,":[177],"about":[181],"as":[182,184],"fast":[183],"more":[186],"costly":[187],"sixteen":[191],"one":[194],"SMP":[195],"same":[200],"advanced":[201,218],"This":[203],"despite":[205],"using":[206],"much":[207],"less":[208],"network,":[209],"chassis,":[210],"hardware.":[213],"Consequently,":[214],"our":[216],"proposed":[217],"can":[221],"reduce":[222],"cost":[225],"significantly":[226],"without":[227],"affecting":[228]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}