{"id":"https://openalex.org/W1515849910","doi":"https://doi.org/10.1109/pact.2002.1106023","title":"Just-in-time Java compilation for the Itanium/spl reg/ processor","display_name":"Just-in-time Java compilation for the Itanium/spl reg/ processor","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W1515849910","doi":"https://doi.org/10.1109/pact.2002.1106023","mag":"1515849910"},"language":"en","primary_location":{"id":"doi:10.1109/pact.2002.1106023","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2002.1106023","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings.International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076969648","display_name":"Tatiana Shpeisman","orcid":"https://orcid.org/0000-0002-4225-8734"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"T. Shpeisman","raw_affiliation_strings":["INTEL, Research Laboratory, USA"],"affiliations":[{"raw_affiliation_string":"INTEL, Research Laboratory, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090031333","display_name":"Guei-Yuan Lueh","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Guei-Yuan Lueh","raw_affiliation_strings":["Intel China Research Center Limited, China"],"affiliations":[{"raw_affiliation_string":"Intel China Research Center Limited, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007158460","display_name":"Ali-Reza Adl-Tabatabai","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.-R. Adl-Tabatabai","raw_affiliation_strings":["INTEL, Research Laboratory, USA"],"affiliations":[{"raw_affiliation_string":"INTEL, Research Laboratory, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5076969648"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.2515,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.49965904,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"249","last_page":"258"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.884588897228241},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.8056635856628418},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6508975028991699},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.5047386884689331},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.475038081407547},{"id":"https://openalex.org/keywords/compiler-correctness","display_name":"Compiler correctness","score":0.46448904275894165},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.4485281705856323},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.36338675022125244},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.31741762161254883},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.1742514669895172},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.15742972493171692},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.13721847534179688}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.884588897228241},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.8056635856628418},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6508975028991699},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.5047386884689331},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.475038081407547},{"id":"https://openalex.org/C68366613","wikidata":"https://www.wikidata.org/wiki/Q5156378","display_name":"Compiler correctness","level":3,"score":0.46448904275894165},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.4485281705856323},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.36338675022125244},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.31741762161254883},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.1742514669895172},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.15742972493171692},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.13721847534179688},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/pact.2002.1106023","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2002.1106023","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings.International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W4015096","https://openalex.org/W1491178396","https://openalex.org/W1514258760","https://openalex.org/W1644882639","https://openalex.org/W1937744408","https://openalex.org/W2003804316","https://openalex.org/W2004337747","https://openalex.org/W2007920703","https://openalex.org/W2085821234","https://openalex.org/W2105090082","https://openalex.org/W2114067856","https://openalex.org/W2118866757","https://openalex.org/W2121619519","https://openalex.org/W2124274434","https://openalex.org/W2133608633","https://openalex.org/W2140191557","https://openalex.org/W2140311411","https://openalex.org/W2167312446","https://openalex.org/W3148529197","https://openalex.org/W4229844781","https://openalex.org/W4236928334","https://openalex.org/W4244482609","https://openalex.org/W4246430693","https://openalex.org/W6600156937","https://openalex.org/W6629325410","https://openalex.org/W6636988782","https://openalex.org/W6677084613"],"related_works":["https://openalex.org/W2094199724","https://openalex.org/W3000589862","https://openalex.org/W2169584677","https://openalex.org/W4232954277","https://openalex.org/W4240253816","https://openalex.org/W2749133591","https://openalex.org/W2374859588","https://openalex.org/W3092209149","https://openalex.org/W2612595953","https://openalex.org/W2768980428"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,54],"just-in-time":[4],"(JIT)":[5],"Java":[6,118],"compiler":[7,36,88,100,112],"for":[8,38,42,82],"the":[9,58,70,99,107,111,114,117],"Intel/spl":[10],"reg/":[11,13],"Itanium/spl":[12],"processor.":[14],"The":[15],"Itanium":[16,43,85,108],"processor":[17],"is":[18],"an":[19,22],"example":[20],"of":[21,61,116],"Explicitly":[23],"Parallel":[24],"Instruction":[25],"Computing":[26],"(EPIC)":[27],"architecture":[28],"and":[29,34],"thus":[30],"relies":[31,89],"on":[32,90],"aggressive":[33,45],"expensive":[35,63],"optimizations":[37,64],"performance.":[39],"Static":[40],"compilers":[41],"use":[44],"global":[46],"scheduling":[47,103],"algorithms":[48],"to":[49,94,105,121],"extract":[50,122],"instruction-level":[51,123],"parallelism.":[52,124],"In":[53,73],"JIT":[55],"compiler,":[56],"however,":[57],"additional":[59],"overhead":[60],"such":[62],"may":[65],"offset":[66],"any":[67],"gains":[68],"from":[69],"improved":[71],"code.":[72,86,97],"this":[74],"paper,":[75],"we":[76],"describe":[77],"lightweight":[78],"code":[79],"generation":[80],"techniques":[81],"generating":[83],"efficient":[84,96],"Our":[87],"two":[91],"basic":[92],"methods":[93],"generate":[95],"First,":[98],"uses":[101,113],"inexpensive":[102],"heuristics":[104],"model":[106],"microarchitecture.":[109],"Second,":[110],"semantics":[115],"virtual":[119],"machine":[120]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}