{"id":"https://openalex.org/W4249663165","doi":"https://doi.org/10.1109/pact.2002.1106016","title":"Speculative sequential consistency with little custom storage","display_name":"Speculative sequential consistency with little custom storage","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W4249663165","doi":"https://doi.org/10.1109/pact.2002.1106016"},"language":"en","primary_location":{"id":"doi:10.1109/pact.2002.1106016","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2002.1106016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings.International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/135574","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043766861","display_name":"Chris Gniady","orcid":"https://orcid.org/0000-0002-2939-0554"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"C. Gniady","raw_affiliation_strings":["Computer Architecture Laboratory, Carnegie Mellon University, USA"],"affiliations":[{"raw_affiliation_string":"Computer Architecture Laboratory, Carnegie Mellon University, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057697787","display_name":"Babak Falsafi","orcid":"https://orcid.org/0000-0001-5916-8068"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Falsafi","raw_affiliation_strings":["Computer Architecture Laboratory, Carnegie Mellon University, USA"],"affiliations":[{"raw_affiliation_string":"Computer Architecture Laboratory, Carnegie Mellon University, USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5043766861"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":0.2515,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.61987336,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"179","last_page":"188"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8027527332305908},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5779262185096741},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5321442484855652},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4876355230808258},{"id":"https://openalex.org/keywords/speculative-execution","display_name":"Speculative execution","score":0.4740730822086334},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.46350306272506714},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.46228861808776855},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.44102734327316284},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.41861847043037415},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4131013751029968},{"id":"https://openalex.org/keywords/computer-data-storage","display_name":"Computer data storage","score":0.4128759503364563},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.385537326335907},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3600509762763977},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.30062949657440186},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.2574889659881592}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8027527332305908},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5779262185096741},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5321442484855652},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4876355230808258},{"id":"https://openalex.org/C141331961","wikidata":"https://www.wikidata.org/wiki/Q2164465","display_name":"Speculative execution","level":2,"score":0.4740730822086334},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.46350306272506714},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.46228861808776855},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.44102734327316284},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.41861847043037415},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4131013751029968},{"id":"https://openalex.org/C194739806","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Computer data storage","level":2,"score":0.4128759503364563},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.385537326335907},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3600509762763977},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.30062949657440186},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.2574889659881592},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/pact.2002.1106016","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2002.1106016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings.International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:135574","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/135574","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:135574","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/135574","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6600000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W156825290","https://openalex.org/W1885534640","https://openalex.org/W1966151719","https://openalex.org/W2029601347","https://openalex.org/W2054739713","https://openalex.org/W2107859560","https://openalex.org/W2107916517","https://openalex.org/W2112833506","https://openalex.org/W4235499155","https://openalex.org/W4239949242","https://openalex.org/W4250753400","https://openalex.org/W6606401250","https://openalex.org/W6639236566","https://openalex.org/W7057376037"],"related_works":["https://openalex.org/W2155373950","https://openalex.org/W2138825797","https://openalex.org/W2041174925","https://openalex.org/W4243618206","https://openalex.org/W3029446734","https://openalex.org/W4233816696","https://openalex.org/W2057195881","https://openalex.org/W2044064773","https://openalex.org/W3195432646","https://openalex.org/W4287022403"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"SC++lite,":[3],"a":[4,36,60,68,130,144,168],"sequentially":[5],"consistent":[6],"system":[7,74,125,133,145],"that":[8,85],"relaxes":[9],"memory":[10,19,27,42,45,52,90,110,116,121],"order":[11,28,46,91,117],"speculatively":[12,25],"to":[13,24,34,54,83,114,120,162],"bridge":[14],"the":[15,51,56,95],"performance":[16,128,164],"gap":[17],"among":[18],"consistency":[20],"models.":[21],"Prior":[22],"proposals":[23],"relax":[26,89,115],"require":[29,157],"large":[30],"custom":[31,98,141,155],"on-chip":[32,99],"storage":[33,105,142,156,161],"maintain":[35],"history":[37],"of":[38,71,80,140,160],"speculative":[39,57,64,151],"processor":[40],"and":[41,73],"state":[43],"while":[44,92,102],"is":[47],"relaxed.":[48],"SC++lite":[49,86,124],"uses":[50],"hierarchy":[53],"store":[55],"history,":[58],"providing":[59],"scalable":[61],"path":[62],"for":[63,97,104],"SC":[65,132,152,170],"systems":[66,153],"across":[67],"wide":[69],"range":[70],"applications":[72],"latencies.":[75],"We":[76],"use":[77],"cycle-accurate":[78],"simulation":[79],"shared-memory":[81],"multiprocessors":[82],"show":[84],"can":[87,126],"fully":[88],"virtually":[93],"obviating":[94],"need":[96],"storage.":[100],"Moreover":[101],"demand":[103],"increases":[106],"significantly":[107],"with":[108,136,146,154],"larger":[109],"latencies,":[111],"SC++lite's":[112],"ability":[113],"remains":[118],"insensitive":[119],"latency.":[122],"An":[123],"improve":[127,163],"over":[129,167],"base":[131,169],"by":[134,165],"28%":[135],"only":[137],"2":[138],"KB":[139,159],"in":[143],"16":[147],"processors.":[148],"In":[149],"contrast,":[150],"51":[158],"31%":[166],"system.":[171]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}