{"id":"https://openalex.org/W4256507744","doi":"https://doi.org/10.1109/pact.2002.1106003","title":"Compiler-controlled caching in superword register files for multimedia extension architectures","display_name":"Compiler-controlled caching in superword register files for multimedia extension architectures","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W4256507744","doi":"https://doi.org/10.1109/pact.2002.1106003"},"language":"en","primary_location":{"id":"doi:10.1109/pact.2002.1106003","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2002.1106003","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings.International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023732376","display_name":"Jaewook Shin","orcid":"https://orcid.org/0000-0002-0342-1834"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jaewook Shin","raw_affiliation_strings":["Information Sciences Institute, University of Southern California, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information Sciences Institute, University of Southern California, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057351225","display_name":"Jacqueline Chame","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Chame","raw_affiliation_strings":["Information Sciences Institute, University of Southern California, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information Sciences Institute, University of Southern California, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030152493","display_name":"Mary Hall","orcid":"https://orcid.org/0000-0002-3058-7573"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.W. Hall","raw_affiliation_strings":["Information Sciences Institute, University of Southern California, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information Sciences Institute, University of Southern California, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.991,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.78967066,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"45","last_page":"55"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9193593263626099},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.767406702041626},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.734931230545044},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6440185308456421},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.6074351072311401},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5944740176200867},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5663849115371704},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5299780368804932},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.47556963562965393},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.4585355222225189},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.4458963871002197},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.44553518295288086},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.442219614982605},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.4418550431728363},{"id":"https://openalex.org/keywords/compiler-correctness","display_name":"Compiler correctness","score":0.42036908864974976},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3885292112827301},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.20750251412391663},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.09266924858093262}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9193593263626099},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.767406702041626},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.734931230545044},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6440185308456421},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.6074351072311401},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5944740176200867},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5663849115371704},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5299780368804932},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.47556963562965393},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.4585355222225189},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.4458963871002197},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.44553518295288086},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.442219614982605},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.4418550431728363},{"id":"https://openalex.org/C68366613","wikidata":"https://www.wikidata.org/wiki/Q5156378","display_name":"Compiler correctness","level":3,"score":0.42036908864974976},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3885292112827301},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.20750251412391663},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.09266924858093262},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/pact.2002.1106003","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2002.1106003","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings.International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W127897580","https://openalex.org/W204452631","https://openalex.org/W1502340801","https://openalex.org/W1562841074","https://openalex.org/W1600567712","https://openalex.org/W1843640069","https://openalex.org/W1966708457","https://openalex.org/W1984972320","https://openalex.org/W2063249715","https://openalex.org/W2077903526","https://openalex.org/W2078845975","https://openalex.org/W2111394443","https://openalex.org/W2115667390","https://openalex.org/W2119609467","https://openalex.org/W2124969960","https://openalex.org/W2130034571","https://openalex.org/W2138007781","https://openalex.org/W2142252451","https://openalex.org/W2147423491","https://openalex.org/W2158158791","https://openalex.org/W2159309967","https://openalex.org/W2163488221","https://openalex.org/W2164431468","https://openalex.org/W2244841219","https://openalex.org/W4237433798","https://openalex.org/W4242539338","https://openalex.org/W4253068647","https://openalex.org/W6605292869","https://openalex.org/W6608317449","https://openalex.org/W6629914007","https://openalex.org/W6636037873","https://openalex.org/W6638836134","https://openalex.org/W6683832327"],"related_works":["https://openalex.org/W2224192221","https://openalex.org/W1967889241","https://openalex.org/W2111377238","https://openalex.org/W2161297616","https://openalex.org/W3117494601","https://openalex.org/W4247209662","https://openalex.org/W2006695002","https://openalex.org/W4250087566","https://openalex.org/W4244725944","https://openalex.org/W2104554143"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,158],"describe":[4,107],"an":[5,108],"algorithm":[6],"and":[7,21,97,134,157],"implementation":[8,109],"of":[9,33,110,126,162],"locality":[10],"optimizations":[11,85],"for":[12],"architectures":[13],"with":[14,114],"instruction":[15],"sets":[16],"such":[17],"as":[18,44,151],"Intel's":[19],"SSE":[20],"Motorola's":[22],"AltiVec":[23],"that":[24,117],"support":[25],"operations":[26],"on":[27,66,130,147],"superwords,":[28],"i.e.,":[29],"aggregate":[30],"objects":[31],"consisting":[32],"several":[34],"machine":[35],"words.":[36],"We":[37,106,122],"treat":[38],"the":[39,91,103,148,160],"large":[40],"superword":[41,57],"register":[42],"file":[43],"a":[45,115,124],"compiler-controlled":[46],"cache,":[47,90],"thus":[48],"avoiding":[49],"unnecessary":[50],"memory":[51,163],"accesses":[52],"by":[53],"exploiting":[54,67],"reuse":[55,68,88],"in":[56,69,89,102],"registers.":[58],"This":[59],"research":[60],"is":[61],"distinguished":[62],"from":[63,143],"previous":[64],"work":[65],"scalar":[70],"registers":[71,101],"because":[72],"it":[73],"considers":[74],"not":[75],"only":[76],"temporal":[77],"but":[78],"also":[79,94],"spatial":[80],"reuse.":[81],"As":[82],"compared":[83,152],"to":[84,86,145,153],"exploit":[87],"compiler":[92,116],"must":[93],"manage":[95],"replacement,":[96],"thus,":[98],"explicitly":[99],"name":[100],"generated":[104],"code.":[105],"our":[111],"approach":[112],"integrated":[113],"exploits":[118],"superword-level":[119],"parallelism":[120],"(SLP).":[121],"present":[123],"set":[125],"results":[127,139],"derived":[128],"automatically":[129],"4":[131],"multimedia":[132],"kernels":[133],"2":[135],"scientific":[136],"benchmarks.":[137],"Our":[138],"show":[140],"speedups":[141],"ranging":[142],"1.3":[144],"2.8X":[146],"6":[149],"programs":[150],"using":[154],"SLP":[155],"alone,":[156],"eliminate":[159],"majority":[161],"accesses.":[164]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}