{"id":"https://openalex.org/W2774345615","doi":"https://doi.org/10.1109/pacrim.2017.8121901","title":"An efficient FPGA-based memory architecture for compute-intensive applications on embedded devices","display_name":"An efficient FPGA-based memory architecture for compute-intensive applications on embedded devices","publication_year":2017,"publication_date":"2017-08-01","ids":{"openalex":"https://openalex.org/W2774345615","doi":"https://doi.org/10.1109/pacrim.2017.8121901","mag":"2774345615"},"language":"en","primary_location":{"id":"doi:10.1109/pacrim.2017.8121901","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pacrim.2017.8121901","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049558500","display_name":"S. Navid Shahrouzi","orcid":"https://orcid.org/0000-0002-9135-6963"},"institutions":[{"id":"https://openalex.org/I888729015","display_name":"University of Colorado Colorado Springs","ror":"https://ror.org/054spjc55","country_code":"US","type":"education","lineage":["https://openalex.org/I888729015"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Navid Shahrouzi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Colorado at Colorado Springs, Colorado, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Colorado at Colorado Springs, Colorado, USA","institution_ids":["https://openalex.org/I888729015"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091607086","display_name":"Darshika G. Perera","orcid":"https://orcid.org/0000-0001-9106-4381"},"institutions":[{"id":"https://openalex.org/I888729015","display_name":"University of Colorado Colorado Springs","ror":"https://ror.org/054spjc55","country_code":"US","type":"education","lineage":["https://openalex.org/I888729015"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Darshika G. Perera","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Colorado at Colorado Springs, Colorado, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Colorado at Colorado Springs, Colorado, USA","institution_ids":["https://openalex.org/I888729015"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5049558500"],"corresponding_institution_ids":["https://openalex.org/I888729015"],"apc_list":null,"apc_paid":null,"fwci":1.6187,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.85692893,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"0","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8524956703186035},{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.8039793968200684},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6246046423912048},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5785897970199585},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5151954293251038},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.468797504901886},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4561563730239868},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4362959861755371},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38824355602264404},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3609253764152527},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12283945083618164},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.0825868546962738}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8524956703186035},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.8039793968200684},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6246046423912048},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5785897970199585},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5151954293251038},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.468797504901886},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4561563730239868},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4362959861755371},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38824355602264404},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3609253764152527},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12283945083618164},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0825868546962738},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/pacrim.2017.8121901","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pacrim.2017.8121901","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1482836228","https://openalex.org/W1995348478","https://openalex.org/W2024080903","https://openalex.org/W2027069801","https://openalex.org/W2093994565","https://openalex.org/W2121076909","https://openalex.org/W2123051253","https://openalex.org/W2128221687","https://openalex.org/W2129565950","https://openalex.org/W2137545744","https://openalex.org/W2164361660","https://openalex.org/W2366946926","https://openalex.org/W2469520437","https://openalex.org/W2517118997","https://openalex.org/W2591049338","https://openalex.org/W4240046008","https://openalex.org/W6720481439"],"related_works":["https://openalex.org/W2356602486","https://openalex.org/W2351992668","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2154560316","https://openalex.org/W2105031241","https://openalex.org/W2001585562","https://openalex.org/W2077105843","https://openalex.org/W2112804590"],"abstract_inverted_index":{"FPGAs":[0,16,33],"are":[1,34,52,143],"increasingly":[2],"being":[3],"utilized":[4],"to":[5,57,88,110,135,145,169,187],"accelerate":[6],"real-time":[7,93,102],"compute":[8],"and":[9,130,149,162],"data":[10,91],"intensive":[11,104],"applications":[12,105],"on":[13,82,106,117],"embedded":[14,107],"platforms.":[15],"achieve":[17],"high":[18],"speed-performance":[19],"by":[20],"exploiting":[21],"a":[22,63,128,171],"variety":[23],"of":[24,31,75,114,151,174],"parallelisms":[25],"in":[26,54],"computations.":[27],"However,":[28],"on-chip":[29,185],"memories":[30,51],"current":[32],"typically":[35],"dual-port,":[36],"which":[37],"hinders":[38],"multiple":[39],"simultaneous":[40,177],"read/write":[41],"(R/W)":[42],"operations":[43],"required":[44],"for":[45,84,92,101,176],"parallel":[46],"processing.":[47,94],"Although":[48],"several":[49],"multi-ported":[50,132,153],"proposed":[53],"the":[55,67,73,78,85,111,119,137,147,182,189],"literature":[56],"address":[58],"this":[59,123,140],"issue,":[60],"there":[61],"is":[62,97,160],"tradeoff":[64,96],"associated":[65],"with":[66],"existing":[68],"architectures;":[69],"that":[70],"is,":[71],"increasing":[72],"number":[74,173],"ports,":[76],"reduces":[77],"total":[79,183],"available":[80,184],"memory":[81,133,154,158,165,186],"chip":[83],"block":[86],"RAMs":[87],"store":[89,188],"essential":[90,190],"This":[95],"not":[98],"desirable,":[99],"especially":[100],"compute/data":[103],"platforms,":[108],"due":[109],"significant":[112],"amount":[113],"time":[115],"spent":[116],"accessing":[118],"external":[120],"memory.":[121],"In":[122],"research":[124],"work,":[125],"we":[126],"introduce":[127],"novel":[129],"efficient":[131],"architecture":[134,159],"bridge":[136],"gap":[138],"between":[139],"tradeoff.":[141],"Experiments":[142],"performed":[144],"evaluate":[146],"feasibility":[148],"efficiency":[150],"our":[152],"architecture.":[155],"Our":[156,164],"unique":[157],"generic":[161],"parameterized.":[163],"can":[166],"be":[167],"configured":[168],"provide":[170],"sufficient":[172],"ports":[175],"R/W":[178],"operations,":[179],"while":[180],"utilizing":[181],"data.":[191]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2026-05-10T08:33:47.465468","created_date":"2025-10-10T00:00:00"}