{"id":"https://openalex.org/W2169920190","doi":"https://doi.org/10.1109/paciia.2008.361","title":"Research and Implementation of a High-Speed Reconfigurable A5 Algorithm","display_name":"Research and Implementation of a High-Speed Reconfigurable A5 Algorithm","publication_year":2008,"publication_date":"2008-12-01","ids":{"openalex":"https://openalex.org/W2169920190","doi":"https://doi.org/10.1109/paciia.2008.361","mag":"2169920190"},"language":"en","primary_location":{"id":"doi:10.1109/paciia.2008.361","is_oa":false,"landing_page_url":"https://doi.org/10.1109/paciia.2008.361","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Pacific-Asia Workshop on Computational Intelligence and Industrial Application","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101556571","display_name":"Wei Li","orcid":"https://orcid.org/0000-0002-6597-0142"},"institutions":[{"id":"https://openalex.org/I169689159","display_name":"PLA Information Engineering University","ror":"https://ror.org/00mm1qk40","country_code":"CN","type":"education","lineage":["https://openalex.org/I169689159"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Wei","raw_affiliation_strings":["Information and Engineering University, Zhengzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information and Engineering University, Zhengzhou, China","institution_ids":["https://openalex.org/I169689159"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Dai Zibin","orcid":null},"institutions":[{"id":"https://openalex.org/I169689159","display_name":"PLA Information Engineering University","ror":"https://ror.org/00mm1qk40","country_code":"CN","type":"education","lineage":["https://openalex.org/I169689159"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dai Zibin","raw_affiliation_strings":["Information and Engineering University, Zhengzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information and Engineering University, Zhengzhou, China","institution_ids":["https://openalex.org/I169689159"]}]},{"author_position":"last","author":{"id":null,"display_name":"Nan Longmei","orcid":null},"institutions":[{"id":"https://openalex.org/I169689159","display_name":"PLA Information Engineering University","ror":"https://ror.org/00mm1qk40","country_code":"CN","type":"education","lineage":["https://openalex.org/I169689159"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Nan Longmei","raw_affiliation_strings":["Information and Engineering University, Zhengzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information and Engineering University, Zhengzhou, China","institution_ids":["https://openalex.org/I169689159"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I169689159"],"apc_list":null,"apc_paid":null,"fwci":4.1409,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.94188631,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"1233","issue":null,"first_page":"93","last_page":"97"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13717","display_name":"Advanced Algorithms and Applications","score":0.9366000294685364,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13717","display_name":"Advanced Algorithms and Applications","score":0.9366000294685364,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.904699981212616,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7783746719360352},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.717470109462738},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.6964784860610962},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6067371964454651},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5607619881629944},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5506668090820312},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5091003775596619},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.48121383786201477},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.479853093624115},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.451291561126709},{"id":"https://openalex.org/keywords/algorithm-design","display_name":"Algorithm design","score":0.44713422656059265},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.439431369304657},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4134463965892792},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.41074612736701965},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4048302471637726},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36975523829460144},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.149290531873703},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.12895095348358154},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.08201825618743896}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7783746719360352},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.717470109462738},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.6964784860610962},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6067371964454651},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5607619881629944},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5506668090820312},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5091003775596619},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.48121383786201477},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.479853093624115},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.451291561126709},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.44713422656059265},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.439431369304657},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4134463965892792},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.41074612736701965},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4048302471637726},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36975523829460144},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.149290531873703},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.12895095348358154},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.08201825618743896},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/paciia.2008.361","is_oa":false,"landing_page_url":"https://doi.org/10.1109/paciia.2008.361","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Pacific-Asia Workshop on Computational Intelligence and Industrial Application","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1488462220","https://openalex.org/W1544956979","https://openalex.org/W1571721593","https://openalex.org/W2003850193","https://openalex.org/W2946418323"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W2139962137","https://openalex.org/W2126857316","https://openalex.org/W1522032972","https://openalex.org/W2113308450","https://openalex.org/W2340647897","https://openalex.org/W3139915793","https://openalex.org/W4200391368"],"abstract_inverted_index":{"A":[0],"high-speed":[1,58],"and":[2,20,28,39,65,77],"dynamic":[3],"reconfigurable":[4,35,80],"hardware":[5,26],"architecture":[6],"of":[7,18,51,79],"A5":[8],"algorithm":[9],"is":[10],"presented,":[11],"which":[12,42],"can":[13,43,96],"satisfy":[14],"the":[15,25,48,56,60,89,92],"different":[16,57],"characteristic":[17],"A5/1":[19],"A5/2":[21],"algorithm.":[22],"To":[23],"save":[24],"cost":[27],"get":[29],"shorter":[30],"critical":[31,49,93],"path,":[32],"we":[33],"proposed":[34],"clock":[36],"controlling":[37],"unit":[38],"output":[40],"function,":[41],"be":[44],"reconfigured":[45],"to":[46,55],"realize":[47],"function":[50],"two":[52],"algorithms.":[53],"As":[54],"method,":[59],"paper":[61],"performs":[62],"detailed":[63],"comparison":[64],"analysis.":[66],"The":[67],"design":[68,81],"has":[69],"been":[70],"realized":[71],"using":[72],"Altera's":[73],"FPGA.":[74],"Synthesis,":[75],"placement":[76],"routing":[78],"have":[82],"accomplished":[83],"on":[84],"0.18":[85],"mum":[86],"CMOS":[87],"process,":[88],"result":[90],"proves":[91],"throughput":[94],"rate":[95],"achieve":[97],"880":[98],"Mbps.":[99]},"counts_by_year":[{"year":2017,"cited_by_count":3},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}