{"id":"https://openalex.org/W2131329154","doi":"https://doi.org/10.1109/olt.2003.1214402","title":"InTeRail: using existing and extra interconnects to test core-based SOCs","display_name":"InTeRail: using existing and extra interconnects to test core-based SOCs","publication_year":2004,"publication_date":"2004-03-01","ids":{"openalex":"https://openalex.org/W2131329154","doi":"https://doi.org/10.1109/olt.2003.1214402","mag":"2131329154"},"language":"en","primary_location":{"id":"doi:10.1109/olt.2003.1214402","is_oa":false,"landing_page_url":"https://doi.org/10.1109/olt.2003.1214402","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009349080","display_name":"Dimitri Kagaris","orcid":"https://orcid.org/0000-0003-2061-5080"},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"D. Kagaris","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Southem Illinois University, Carbondale, IL, USA","Dept. of Electr. & Comput. Eng., Southern Illinois Univ.-Carbondale, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Southem Illinois University, Carbondale, IL, USA","institution_ids":["https://openalex.org/I110378019"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Southern Illinois Univ.-Carbondale, IL, USA","institution_ids":["https://openalex.org/I110378019"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083284025","display_name":"Spyros Tragoudas","orcid":"https://orcid.org/0009-0006-2575-3588"},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Tragoudas","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Southem Illinois University, Carbondale, IL, USA","Dept. of Electr. & Comput. Eng., Southern Illinois Univ.-Carbondale, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Southem Illinois University, Carbondale, IL, USA","institution_ids":["https://openalex.org/I110378019"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Southern Illinois Univ.-Carbondale, IL, USA","institution_ids":["https://openalex.org/I110378019"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5009349080"],"corresponding_institution_ids":["https://openalex.org/I110378019"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16129453,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"219","last_page":"223"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.7150518298149109},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7101898193359375},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6842794418334961},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.6241894960403442},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5301680564880371},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5048180222511292},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48774129152297974},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.450324684381485},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2772204875946045},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06060954928398132}],"concepts":[{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.7150518298149109},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7101898193359375},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6842794418334961},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.6241894960403442},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5301680564880371},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5048180222511292},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48774129152297974},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.450324684381485},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2772204875946045},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06060954928398132}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/olt.2003.1214402","is_oa":false,"landing_page_url":"https://doi.org/10.1109/olt.2003.1214402","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1572674737","https://openalex.org/W1931053068","https://openalex.org/W2103799547","https://openalex.org/W2138292910","https://openalex.org/W2139591540","https://openalex.org/W2151513752","https://openalex.org/W2165642910","https://openalex.org/W2170058895","https://openalex.org/W2170533364","https://openalex.org/W4242912069","https://openalex.org/W6680745084"],"related_works":["https://openalex.org/W3023876411","https://openalex.org/W123152114","https://openalex.org/W51919102","https://openalex.org/W2065289416","https://openalex.org/W2108140302","https://openalex.org/W1527836777","https://openalex.org/W2017236304","https://openalex.org/W3142211975","https://openalex.org/W3004013051","https://openalex.org/W2105657695"],"abstract_inverted_index":{"A":[0],"flexible":[1],"test":[2,27,77],"access":[3],"mechanism":[4],"(TAM)":[5],"for":[6,48,75,82],"embedded":[7],"cores":[8],"and":[9,25,36,80,85],"their":[10],"interconnects":[11,44],"in":[12],"a":[13],"System-on":[14],"Chip":[15],"(SOC)":[16],"environment":[17],"is":[18],"presented.":[19],"It":[20,66],"targets":[21],"core":[22,43,64],"testing":[23],"parallelism":[24],"reduced":[26],"application":[28,78],"time":[29,79],"while":[30],"explicitly":[31],"taking":[32],"into":[33],"consideration":[34],"area":[35,84],"performance":[37,86],"issues.":[38],"The":[39,51],"TAM":[40],"primarily":[41],"uses":[42],"but":[45],"also":[46],"allows":[47],"extra":[49],"interconnects.":[50],"DFT":[52],"hardware":[53],"can":[54],"be":[55],"implemented":[56],"either":[57],"at":[58,62],"the":[59,63],"SOC":[60,83],"or":[61],"level.":[65],"combines":[67],"features":[68],"of":[69],"TAMs":[70],"that":[71],"have":[72],"been":[73],"designed":[74],"low":[76],"those":[81],"criteria.":[87]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}