{"id":"https://openalex.org/W2102509106","doi":"https://doi.org/10.1109/olt.2003.1214387","title":"Fault injection in digital logic circuits at the VHDL level","display_name":"Fault injection in digital logic circuits at the VHDL level","publication_year":2004,"publication_date":"2004-03-02","ids":{"openalex":"https://openalex.org/W2102509106","doi":"https://doi.org/10.1109/olt.2003.1214387","mag":"2102509106"},"language":"en","primary_location":{"id":"doi:10.1109/olt.2003.1214387","is_oa":false,"landing_page_url":"https://doi.org/10.1109/olt.2003.1214387","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009744558","display_name":"S.R. Seward","orcid":null},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S.R. Seward","raw_affiliation_strings":["Department of Computer Science and Computer Engineering, University of Arkansas, USA","Comput. Sci. & Comput. Eng. Dept., Arkansas Univ., Fayetteville, AR, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Computer Engineering, University of Arkansas, USA","institution_ids":["https://openalex.org/I78715868"]},{"raw_affiliation_string":"Comput. Sci. & Comput. Eng. Dept., Arkansas Univ., Fayetteville, AR, USA","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111510680","display_name":"P.K. Lala","orcid":null},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P.K. Lala","raw_affiliation_strings":["Department of Computer Science and Computer Engineering, University of Arkansas, USA","Comput. Sci. & Comput. Eng. Dept., Arkansas Univ., Fayetteville, AR, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Computer Engineering, University of Arkansas, USA","institution_ids":["https://openalex.org/I78715868"]},{"raw_affiliation_string":"Comput. Sci. & Comput. Eng. Dept., Arkansas Univ., Fayetteville, AR, USA","institution_ids":["https://openalex.org/I78715868"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5009744558"],"corresponding_institution_ids":["https://openalex.org/I78715868"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.15443602,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"161","last_page":"161"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8842663764953613},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.7617007493972778},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7366139888763428},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6541709899902344},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.638640284538269},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.6353210210800171},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.6286015510559082},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5535069108009338},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.5259292721748352},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.47809717059135437},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.47358494997024536},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4692293107509613},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4490988850593567},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41302669048309326},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.37437379360198975},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34834200143814087},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24304822087287903},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21168547868728638},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.178126722574234},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.17178750038146973},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.13994655013084412},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12928205728530884},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09451320767402649},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09279495477676392}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8842663764953613},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.7617007493972778},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7366139888763428},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6541709899902344},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.638640284538269},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.6353210210800171},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.6286015510559082},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5535069108009338},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.5259292721748352},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.47809717059135437},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.47358494997024536},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4692293107509613},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4490988850593567},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41302669048309326},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.37437379360198975},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34834200143814087},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24304822087287903},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21168547868728638},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.178126722574234},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.17178750038146973},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.13994655013084412},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12928205728530884},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09451320767402649},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09279495477676392},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/olt.2003.1214387","is_oa":false,"landing_page_url":"https://doi.org/10.1109/olt.2003.1214387","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2075328278","https://openalex.org/W2141004294","https://openalex.org/W10879606","https://openalex.org/W2142519941","https://openalex.org/W4246237793","https://openalex.org/W18035309","https://openalex.org/W573531811","https://openalex.org/W1910267371","https://openalex.org/W573124066","https://openalex.org/W1589760944"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"hardware-based":[3],"techniques":[4],"for":[5],"transient":[6],"and":[7,17],"permanent":[8],"fault":[9,26],"injection":[10,27],"in":[11],"VHDL":[12],"descriptors":[13],"of":[14],"both":[15],"combinational":[16],"sequential":[18],"digital":[19],"circuits.":[20],"The":[21],"designer":[22],"can":[23],"choose":[24],"the":[25],"rate,":[28],"which":[29],"may":[30],"vary":[31],"from":[32],"100%":[33],"(permanent":[34],"fault)":[35],"down":[36],"to":[37],"0.01%":[38],"(transient":[39],"fault).":[40]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}