{"id":"https://openalex.org/W2152507675","doi":"https://doi.org/10.1109/olt.2003.1214374","title":"Accurate and efficient analysis of single event transients in VLSI circuits","display_name":"Accurate and efficient analysis of single event transients in VLSI circuits","publication_year":2004,"publication_date":"2004-03-02","ids":{"openalex":"https://openalex.org/W2152507675","doi":"https://doi.org/10.1109/olt.2003.1214374","mag":"2152507675"},"language":"en","primary_location":{"id":"doi:10.1109/olt.2003.1214374","is_oa":false,"landing_page_url":"https://doi.org/10.1109/olt.2003.1214374","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058555274","display_name":"M. Sonza Reorda","orcid":"https://orcid.org/0000-0003-2899-7669"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"M. Sonza Reorda","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087219426","display_name":"M. Violante","orcid":"https://orcid.org/0000-0002-5821-3418"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Violante","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5058555274"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":4.2791,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.94416428,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"101","last_page":"105"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7489867806434631},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7306379675865173},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5492029190063477},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5045090913772583},{"id":"https://openalex.org/keywords/event","display_name":"Event (particle physics)","score":0.503696858882904},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4940662682056427},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47552230954170227},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4336474537849426},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42583325505256653},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4173153042793274},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.37835144996643066},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.31001222133636475},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2145920693874359},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15726420283317566},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13888084888458252}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7489867806434631},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7306379675865173},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5492029190063477},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5045090913772583},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.503696858882904},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4940662682056427},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47552230954170227},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4336474537849426},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42583325505256653},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4173153042793274},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.37835144996643066},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.31001222133636475},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2145920693874359},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15726420283317566},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13888084888458252},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/olt.2003.1214374","is_oa":false,"landing_page_url":"https://doi.org/10.1109/olt.2003.1214374","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1892111635","https://openalex.org/W2013185880","https://openalex.org/W2098513789","https://openalex.org/W2101298207","https://openalex.org/W2102001548","https://openalex.org/W2125354605","https://openalex.org/W2128200969","https://openalex.org/W2130670097","https://openalex.org/W2138158344","https://openalex.org/W2144371588","https://openalex.org/W2148602057","https://openalex.org/W4233983565","https://openalex.org/W4235799760","https://openalex.org/W4247972904"],"related_works":["https://openalex.org/W2110968362","https://openalex.org/W4238178324","https://openalex.org/W2163776294","https://openalex.org/W2120257283","https://openalex.org/W3141297747","https://openalex.org/W4248668797","https://openalex.org/W2111485030","https://openalex.org/W2884916459","https://openalex.org/W96064250","https://openalex.org/W2169337913"],"abstract_inverted_index":{"Single":[0],"event":[1],"transients":[2],"(SETs)":[3],"on":[4],"combinational":[5],"gates":[6],"are":[7,24],"becoming":[8],"an":[9],"issue":[10],"in":[11,37,70],"deep":[12],"sub-micron":[13],"technologies,":[14],"thus":[15,63],"efficient":[16],"and":[17],"accurate":[18],"techniques":[19],"for":[20],"assessing":[21],"their":[22],"impact":[23],"strongly":[25],"required.":[26],"This":[27],"paper":[28,76],"presents":[29],"a":[30,66],"new":[31],"technique":[32],"that":[33],"embeds":[34],"time-related":[35],"information":[36],"the":[38,41,46,81],"topology":[39],"of":[40,48,54,59,72],"analyzed":[42],"circuit,":[43],"allowing":[44],"evaluating":[45],"effects":[47],"SETs":[49],"via":[50],"zero-delay":[51],"simulation":[52],"instead":[53],"timed":[55],"simulation.":[56],"The":[57,75],"analysis":[58],"complex":[60,90],"designs":[61],"becomes":[62],"possible":[64],"at":[65],"very":[67],"limited":[68],"cost":[69],"terms":[71],"CPU":[73],"time.":[74],"reports":[77],"results":[78],"showing":[79],"how":[80],"proposed":[82],"method":[83],"can":[84],"be":[85],"effectively":[86],"used":[87],"to":[88],"analyze":[89],"designs.":[91]},"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}