{"id":"https://openalex.org/W2104353255","doi":"https://doi.org/10.1109/olt.2003.1214371","title":"On-line testable decimation filter design for AMS systems","display_name":"On-line testable decimation filter design for AMS systems","publication_year":2004,"publication_date":"2004-02-03","ids":{"openalex":"https://openalex.org/W2104353255","doi":"https://doi.org/10.1109/olt.2003.1214371","mag":"2104353255"},"language":"en","primary_location":{"id":"doi:10.1109/olt.2003.1214371","is_oa":false,"landing_page_url":"https://doi.org/10.1109/olt.2003.1214371","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003.","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058618826","display_name":"M.A. Naal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"M.A. Naal","raw_affiliation_strings":["TIMA Laboratory, Grenoble, France","TIMA Lab., Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA Lab., Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041963235","display_name":"Emmanuel Simeu","orcid":"https://orcid.org/0000-0001-7649-3225"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"E. Simeu","raw_affiliation_strings":["TIMA Laboratory, Grenoble, France","TIMA Lab., Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA Lab., Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044495611","display_name":"S. Mir","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"S. Mir","raw_affiliation_strings":["TIMA Laboratory, Grenoble, France","TIMA Lab., Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA Lab., Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5058618826"],"corresponding_institution_ids":["https://openalex.org/I4210087012"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14770922,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"26","issue":null,"first_page":"83","last_page":"88"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/decimation","display_name":"Decimation","score":0.9439146518707275},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.6309798359870911},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5601915717124939},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.533299446105957},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.5031730532646179},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.48985669016838074},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.44483867287635803},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4286285638809204},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41540688276290894},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36226385831832886},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3220464885234833},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.241700679063797},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10927236080169678},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.10820531845092773},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.06394582986831665}],"concepts":[{"id":"https://openalex.org/C173642442","wikidata":"https://www.wikidata.org/wiki/Q1253346","display_name":"Decimation","level":3,"score":0.9439146518707275},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.6309798359870911},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5601915717124939},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.533299446105957},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.5031730532646179},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.48985669016838074},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.44483867287635803},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4286285638809204},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41540688276290894},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36226385831832886},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3220464885234833},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.241700679063797},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10927236080169678},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.10820531845092773},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.06394582986831665},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/olt.2003.1214371","is_oa":false,"landing_page_url":"https://doi.org/10.1109/olt.2003.1214371","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003.","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00005860v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00005860","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"9th IEEE International On-Line Testing Symposium, 2003, Kos Island, Greece. pp.83-8, ⟨10.1109/OLT.2003.1214371⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W565913845","https://openalex.org/W1594101521","https://openalex.org/W1998284495","https://openalex.org/W2020508709","https://openalex.org/W2026647549","https://openalex.org/W2110758649","https://openalex.org/W2119701734","https://openalex.org/W2149653842","https://openalex.org/W2151549346","https://openalex.org/W2167040480"],"related_works":["https://openalex.org/W2405905509","https://openalex.org/W1820973439","https://openalex.org/W2012813286","https://openalex.org/W2146381271","https://openalex.org/W2165948443","https://openalex.org/W2377850316","https://openalex.org/W776711554","https://openalex.org/W1944932277","https://openalex.org/W2114676663","https://openalex.org/W4231893950"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"implementation":[4],"of":[5,12,99],"on-line":[6,88],"testing":[7],"techniques":[8,53],"for":[9,38,58],"the":[10,43,75,87,96,100],"case":[11],"a":[13,22,34,59,69,106,109],"decimation":[14,17],"filter.":[15],"The":[16,65],"filter":[18,44],"is":[19,29,91],"used":[20,32],"in":[21,30,33],"/spl":[23,61],"Sigma//spl":[24],"Delta/":[25],"analogue-to-digital":[26],"converter":[27],"that":[28],"turn":[31],"built-in-self-test":[35],"(BIST)":[36],"circuitry":[37,90],"mixed-signal":[39],"core":[40],"testing.":[41],"Thus,":[42],"itself":[45],"must":[46],"be":[47],"self-testable.":[48],"Three":[49],"different":[50],"one-line":[51],"self-test":[52],"are":[54,77],"studied":[55],"and":[56,74,94],"compared":[57],"0.18":[60],"mu/m":[62],"CMOS":[63],"technology.":[64],"first":[66],"one":[67],"uses":[68],"non-concurrent":[70],"structural":[71,107],"test":[72,82,89],"technique":[73],"others":[76],"both":[78],"based":[79],"on":[80],"semi-concurrent":[81],"methodologies.":[83],"In":[84],"all":[85],"cases,":[86],"automatically":[92],"synthesized":[93],"exploits":[95],"idle":[97],"time":[98],"functional":[101,110],"units":[102],"to":[103],"apply":[104],"either":[105],"or":[108],"test.":[111]},"counts_by_year":[],"updated_date":"2026-05-07T13:39:58.223016","created_date":"2025-10-10T00:00:00"}