{"id":"https://openalex.org/W2112352286","doi":"https://doi.org/10.1109/olt.2003.1214359","title":"Separate dual-transistor registers: a circuit solution for on-line testing of transient error in UDMC-IC","display_name":"Separate dual-transistor registers: a circuit solution for on-line testing of transient error in UDMC-IC","publication_year":2004,"publication_date":"2004-03-01","ids":{"openalex":"https://openalex.org/W2112352286","doi":"https://doi.org/10.1109/olt.2003.1214359","mag":"2112352286"},"language":"en","primary_location":{"id":"doi:10.1109/olt.2003.1214359","is_oa":false,"landing_page_url":"https://doi.org/10.1109/olt.2003.1214359","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100529407","display_name":"Shao Yi","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Yi Shao","raw_affiliation_strings":["Electr. & Comput. Eng. Dept., California Univ., San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., California Univ., San Diego, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025308099","display_name":"S. Dey","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Dey","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, San Diego, La Jolla, CA, USA","Electr. & Comput. Eng. Dept., California Univ., San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., California Univ., San Diego, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100529407"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6458,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.84197164,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"7","last_page":"11"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.693211555480957},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6883499622344971},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6803327798843384},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6524213552474976},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5501811504364014},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5350768566131592},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.525931179523468},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.49894213676452637},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4434669613838196},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20598900318145752},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19597262144088745},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1595485806465149},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1246388852596283}],"concepts":[{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.693211555480957},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6883499622344971},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6803327798843384},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6524213552474976},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5501811504364014},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5350768566131592},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.525931179523468},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.49894213676452637},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4434669613838196},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20598900318145752},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19597262144088745},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1595485806465149},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1246388852596283},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/olt.2003.1214359","is_oa":false,"landing_page_url":"https://doi.org/10.1109/olt.2003.1214359","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1919907059","https://openalex.org/W1985238821","https://openalex.org/W2121190650","https://openalex.org/W2122759143","https://openalex.org/W2127404025","https://openalex.org/W2130514654","https://openalex.org/W2133687702","https://openalex.org/W2139871931","https://openalex.org/W2140430634","https://openalex.org/W2162213185","https://openalex.org/W2169412299","https://openalex.org/W4229525459","https://openalex.org/W4247821553"],"related_works":["https://openalex.org/W3215781793","https://openalex.org/W4249784136","https://openalex.org/W1599245032","https://openalex.org/W2588941787","https://openalex.org/W2155891850","https://openalex.org/W2991418621","https://openalex.org/W2079245511","https://openalex.org/W2584544613","https://openalex.org/W1559451661","https://openalex.org/W2163433444"],"abstract_inverted_index":{"This":[0],"paper":[1],"addresses":[2],"the":[3,27,36,42,45,48,58,67,82,106],"soft-error":[4],"problem":[5],"in":[6,109],"UDSM":[7],"circuits":[8,77,108],"by":[9],"presenting":[10],"on-line":[11],"fault-tolerant":[12,74],"circuit":[13,46],"design":[14,29],"techniques.":[15],"In":[16],"our":[17],"scheme,":[18],"separate":[19],"dual":[20],"transistor":[21],"(SDT)":[22],"structure":[23],"is":[24],"introduced":[25],"into":[26],"register":[28],"as":[30,39,41],"a":[31],"key":[32],"component":[33],"to":[34,86],"increase":[35],"input-signal":[37],"stability":[38],"well":[40],"robustness":[43],"of":[44,50,60],"against":[47],"effects":[49],"ionizing":[51],"particles.":[52],"Our":[53,91],"work":[54],"not":[55],"only":[56],"demonstrates":[57],"feasibility":[59],"its":[61,88,95],"physical":[62],"implementation,":[63],"but":[64],"also":[65],"shows":[66],"cost":[68],"effectiveness.":[69],"To":[70],"compare":[71],"with":[72,81],"other":[73],"techniques,":[75],"ISCAS89":[76],"have":[78],"been":[79],"synthesized":[80],"SDT":[83],"standard":[84],"cells":[85],"investigate":[87],"cost/timing":[89],"overheads.":[90],"benchmark":[92],"comparison":[93],"reveals":[94],"better":[96],"applicability":[97],"over":[98],"two":[99],"representative":[100],"techniques":[101],"(TMR":[102],"and":[103],"ECC)":[104],"for":[105],"logic":[107],"digital":[110],"systems.":[111]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}