{"id":"https://openalex.org/W2141860704","doi":"https://doi.org/10.1109/olt.2002.1030208","title":"Using concurrent and semi-concurrent on-line testing during HLS: an adaptable approach","display_name":"Using concurrent and semi-concurrent on-line testing during HLS: an adaptable approach","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2141860704","doi":"https://doi.org/10.1109/olt.2002.1030208","mag":"2141860704"},"language":"en","primary_location":{"id":"doi:10.1109/olt.2002.1030208","is_oa":false,"landing_page_url":"https://doi.org/10.1109/olt.2002.1030208","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058618826","display_name":"M.A. Naal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"M.A. Naal","raw_affiliation_strings":["TIMA Laboratory, Grenoble, Grenoble, France","TIMA Lab., Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Grenoble, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA Lab., Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025300581","display_name":"M. Rakotoar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. Rakotoar","raw_affiliation_strings":["TIMA Laboratory, Grenoble, Grenoble, France","TIMA Lab., Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Grenoble, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA Lab., Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041963235","display_name":"Emmanuel Simeu","orcid":"https://orcid.org/0000-0001-7649-3225"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"E. Simeu","raw_affiliation_strings":["TIMA Laboratory, Grenoble, Grenoble, France","Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Grenoble, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113689962","display_name":"C. Aktouf","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145979","display_name":"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes","ror":"https://ror.org/04eg25g76","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I4210145979","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"C. Aktouf","raw_affiliation_strings":["LCIS- ESISAR, France","Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LCIS- ESISAR, France","institution_ids":["https://openalex.org/I4210145979"]},{"raw_affiliation_string":"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes","institution_ids":["https://openalex.org/I4210145979"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5058618826"],"corresponding_institution_ids":["https://openalex.org/I4210087012"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20986153,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"184","last_page":"184"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7858746647834778},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6908833980560303},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5582519769668579},{"id":"https://openalex.org/keywords/concurrent-engineering","display_name":"Concurrent engineering","score":0.5300766229629517},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.529022216796875},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4398065507411957},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.43876054883003235},{"id":"https://openalex.org/keywords/control-flow-graph","display_name":"Control flow graph","score":0.4262905716896057},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34532904624938965},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.2642161250114441},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.24004334211349487},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1210276186466217},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09766256809234619}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7858746647834778},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6908833980560303},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5582519769668579},{"id":"https://openalex.org/C78382760","wikidata":"https://www.wikidata.org/wiki/Q2288649","display_name":"Concurrent engineering","level":3,"score":0.5300766229629517},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.529022216796875},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4398065507411957},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.43876054883003235},{"id":"https://openalex.org/C27458966","wikidata":"https://www.wikidata.org/wiki/Q1187693","display_name":"Control flow graph","level":2,"score":0.4262905716896057},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34532904624938965},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2642161250114441},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.24004334211349487},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1210276186466217},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09766256809234619},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/olt.2002.1030208","is_oa":false,"landing_page_url":"https://doi.org/10.1109/olt.2002.1030208","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00015843v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00015843","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings-of-the-Eighth-IEEE-International-On-Line-Testing-Workshop-IOLTW-2002, 2002, Isle of Bendor, France. pp.184, ⟨10.1109/OLT.2002.1030208⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2026647549","https://openalex.org/W2119701734"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2164493372","https://openalex.org/W2114980936","https://openalex.org/W2142405811","https://openalex.org/W2151267017","https://openalex.org/W1594445436","https://openalex.org/W2128920253","https://openalex.org/W2164349885","https://openalex.org/W1768820276"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3],"suitable":[4],"on-line":[5,50],"testing":[6],"technique":[7,43],"during":[8],"the":[9,24,37,54,57],"synthesis":[10],"of":[11,56],"complex":[12],"electronic":[13],"structures.":[14],"Online":[15],"testability":[16,30],"is":[17],"addressed":[18],"by":[19],"exploiting":[20],"time":[21],"redundancy":[22],"in":[23],"scheduled":[25],"data":[26],"flow":[27],"graph.":[28],"On-line":[29],"constraints":[31],"are":[32],"taken":[33],"into":[34],"account":[35],"at":[36],"scheduling":[38],"and":[39],"allocation":[40],"tasks.":[41],"The":[42],"implements":[44],"non-concurrent;":[45],"semi-concurrent":[46],"or":[47],"fully":[48],"concurrent":[49],"tests":[51],"according":[52],"to":[53],"ability":[55],"synthesized":[58],"structure.":[59]},"counts_by_year":[],"updated_date":"2026-05-07T13:39:58.223016","created_date":"2025-10-10T00:00:00"}