{"id":"https://openalex.org/W4415593442","doi":"https://doi.org/10.1109/ojcs.2025.3625468","title":"FVM: A Formal Verification Methodology for VHDL Designs","display_name":"FVM: A Formal Verification Methodology for VHDL Designs","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W4415593442","doi":"https://doi.org/10.1109/ojcs.2025.3625468"},"language":"en","primary_location":{"id":"doi:10.1109/ojcs.2025.3625468","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcs.2025.3625468","pdf_url":null,"source":{"id":"https://openalex.org/S4210176459","display_name":"IEEE Open Journal of the Computer Society","issn_l":"2644-1268","issn":["2644-1268"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Open Journal of the Computer Society","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/ojcs.2025.3625468","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067755323","display_name":"H. Guzm\u00e1n-Miranda","orcid":"https://orcid.org/0000-0002-2896-5897"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Hip\u00f3lito Guzm\u00e1n-Miranda","raw_affiliation_strings":["Department of Electronic Engineering, Universidad de Sevilla, Sevilla, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Universidad de Sevilla, Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006088037","display_name":"Marcos L\u00f3pez Garc\u00eda","orcid":"https://orcid.org/0009-0008-1943-6775"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Marcos L\u00f3pez Garc\u00eda","raw_affiliation_strings":["Department of Electronic Engineering, Universidad de Sevilla, Sevilla, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Universidad de Sevilla, Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5120152234","display_name":"Alberto Urb\u00f3n Aguado","orcid":"https://orcid.org/0009-0006-4346-4237"},"institutions":[{"id":"https://openalex.org/I44377176","display_name":"European Space Research and Technology Centre","ror":"https://ror.org/03h3jqn23","country_code":"NL","type":"government","lineage":["https://openalex.org/I2801994115","https://openalex.org/I44377176"]},{"id":"https://openalex.org/I2801994115","display_name":"European Space Agency","ror":"https://ror.org/03wd9za21","country_code":"FR","type":"funder","lineage":["https://openalex.org/I2801994115"]}],"countries":["FR","NL"],"is_corresponding":false,"raw_author_name":"Alberto Urb\u00f3n Aguado","raw_affiliation_strings":["Microelectronics Section, European Space Agency, European Space Research and Technology Centre, Noordwijk, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Microelectronics Section, European Space Agency, European Space Research and Technology Centre, Noordwijk, The Netherlands","institution_ids":["https://openalex.org/I44377176","https://openalex.org/I2801994115"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5067755323"],"corresponding_institution_ids":["https://openalex.org/I79238269"],"apc_list":{"value":1750,"currency":"USD","value_usd":1750},"apc_paid":{"value":1750,"currency":"USD","value_usd":1750},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.41791785,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":null,"first_page":"1920","last_page":"1933"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.8176000118255615},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.8021000027656555},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.765500009059906},{"id":"https://openalex.org/keywords/verification","display_name":"Verification","score":0.7283999919891357},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.7199000120162964},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.6861000061035156},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.628000020980835},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.6279000043869019}],"concepts":[{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.8176000118255615},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.8021000027656555},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7839000225067139},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.765500009059906},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.7283999919891357},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.7199000120162964},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.6861000061035156},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.628000020980835},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.6279000043869019},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.6064000129699707},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.4855000078678131},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.39590001106262207},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3822000026702881},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.3813000023365021},{"id":"https://openalex.org/C116253237","wikidata":"https://www.wikidata.org/wiki/Q1437424","display_name":"Formal specification","level":2,"score":0.3508000075817108},{"id":"https://openalex.org/C48002344","wikidata":"https://www.wikidata.org/wiki/Q2919644","display_name":"Verification and validation","level":2,"score":0.337799996137619},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.33219999074935913},{"id":"https://openalex.org/C126433048","wikidata":"https://www.wikidata.org/wiki/Q7921324","display_name":"Verification and validation of computer simulation models","level":2,"score":0.3116999864578247},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30660000443458557},{"id":"https://openalex.org/C112313634","wikidata":"https://www.wikidata.org/wiki/Q7886648","display_name":"Complement (music)","level":5,"score":0.30469998717308044},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.29750001430511475},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.262800008058548},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.25189998745918274}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ojcs.2025.3625468","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcs.2025.3625468","pdf_url":null,"source":{"id":"https://openalex.org/S4210176459","display_name":"IEEE Open Journal of the Computer Society","issn_l":"2644-1268","issn":["2644-1268"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Open Journal of the Computer Society","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:00c27ee051834a1698a03c9d2d3d54b0","is_oa":true,"landing_page_url":"https://doaj.org/article/00c27ee051834a1698a03c9d2d3d54b0","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Open Journal of the Computer Society, Vol 6, Pp 1920-1933 (2025)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/ojcs.2025.3625468","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcs.2025.3625468","pdf_url":null,"source":{"id":"https://openalex.org/S4210176459","display_name":"IEEE Open Journal of the Computer Society","issn_l":"2644-1268","issn":["2644-1268"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Open Journal of the Computer Society","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"With":[0],"the":[1,48,73,83,103,128,135,144,169,174],"increasing":[2],"complexity":[3,185],"of":[4,19,43,82,102,110,130,141,164,167,176],"digital":[5,142],"designs,":[6,38,84,143],"functional":[7],"verification":[8,15,67,76,114,140,187],"is":[9,71,115,153],"becoming":[10],"unmanageable.":[11],"Bugs":[12],"that":[13],"survive":[14],"cause":[16],"a":[17,63,148,156,162],"number":[18],"issues":[20],"with":[21,91],"functional,":[22],"performance,":[23],"security,":[24],"safety":[25],"and":[26,29,36,106,124,158,161,186],"economic":[27],"impact,":[28],"are":[30],"unfortunately":[31],"prevalent":[32],"in":[33,40,127,182],"current":[34],"FPGA":[35],"ASIC":[37],"manifesting":[39],"later":[41],"stages":[42],"development":[44],"or":[45,53],"even":[46,125],"after":[47],"design":[49,184],"has":[50],"been":[51],"deployed":[52],"manufactured.":[54],"In":[55],"this":[56],"context,":[57],"Formal":[58,85,149,170],"Verification":[59,86,150,171],"poses":[60],"itself":[61],"as":[62,117,119],"powerful":[64],"complement":[65],"to":[66,88,98,173],"by":[68,155],"simulation,":[69],"which":[70,152],"currently":[72],"most":[74],"extended":[75,118],"method.":[77],"By":[78],"mathematically":[79],"proving":[80],"properties":[81],"allows":[87],"verify":[89],"them":[90],"high":[92],"confidence,":[93],"but":[94],"also":[95],"requires":[96],"designers":[97],"have":[99],"deep":[100],"expertise":[101],"methods,":[104],"techniques":[105],"tools.":[107],"Thus,":[108],"adoption":[109,136],"formal":[111,139],"methods":[112],"for":[113,138],"not":[116],"their":[120],"usefulness":[121],"may":[122],"suggest,":[123],"less":[126],"case":[129],"VHDL":[131],"teams.":[132],"To":[133],"lower":[134],"barriers":[137],"present":[145],"paper":[146],"proposes":[147],"Methodology,":[151],"complemented":[154],"build":[157],"test":[159],"framework":[160],"repository":[163,175],"examples.":[165],"Results":[166],"applying":[168],"Methodology":[172],"examples":[177],"show":[178],"compelling":[179],"results":[180],"both":[181],"manageable":[183],"productivity.":[188]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-10-28T00:00:00"}