{"id":"https://openalex.org/W7115889069","doi":"https://doi.org/10.1109/ojcas.2025.3617796","title":"Impact of Voltage-Dependent Resistance Ratio in HfO 2 -Based Resistive RAM on Non-Stateful Logic","display_name":"Impact of Voltage-Dependent Resistance Ratio in HfO 2 -Based Resistive RAM on Non-Stateful Logic","publication_year":2025,"publication_date":"2025-12-18","ids":{"openalex":"https://openalex.org/W7115889069","doi":"https://doi.org/10.1109/ojcas.2025.3617796"},"language":"en","primary_location":{"id":"doi:10.1109/ojcas.2025.3617796","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcas.2025.3617796","pdf_url":null,"source":{"id":"https://openalex.org/S4210192473","display_name":"IEEE Open Journal of Circuits and Systems","issn_l":"2644-1225","issn":["2644-1225"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Open Journal of Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/ojcas.2025.3617796","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Thomas Neuner","orcid":"https://orcid.org/0009-0007-8549-8918"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Thomas Neuner","raw_affiliation_strings":["The Andrew and Erna Viterbi Faculty of Electrical and Computer Engineering, Technion–Israel Institute of Technology, Haifa, Israel"],"raw_orcid":"https://orcid.org/0009-0007-8549-8918","affiliations":[{"raw_affiliation_string":"The Andrew and Erna Viterbi Faculty of Electrical and Computer Engineering, Technion–Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"last","author":{"id":null,"display_name":"Shahar Kvatinsky","orcid":"https://orcid.org/0000-0001-7277-7271"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Shahar Kvatinsky","raw_affiliation_strings":["The Andrew and Erna Viterbi Faculty of Electrical and Computer Engineering, Technion–Israel Institute of Technology, Haifa, Israel"],"raw_orcid":"https://orcid.org/0000-0001-7277-7271","affiliations":[{"raw_affiliation_string":"The Andrew and Erna Viterbi Faculty of Electrical and Computer Engineering, Technion–Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I174306211"],"apc_list":{"value":2075,"currency":"USD","value_usd":2075},"apc_paid":{"value":2075,"currency":"USD","value_usd":2075},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.39081552,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":null,"first_page":"184","last_page":"192"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.006800000090152025,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.00039999998989515007,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.7346000075340271},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.7124999761581421},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.656000018119812},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.5867999792098999},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5681999921798706},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.534500002861023},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.49779999256134033},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.44839999079704285},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.43849998712539673},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.4316999912261963}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.7346000075340271},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.7124999761581421},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.656000018119812},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.5867999792098999},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5681999921798706},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5587999820709229},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5371000170707703},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.534500002861023},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.49779999256134033},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.44839999079704285},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.43849998712539673},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.4316999912261963},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.42100000381469727},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.4043000042438507},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37279999256134033},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.367900013923645},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.36649999022483826},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.36320000886917114},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.3589000105857849},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.357699990272522},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.34769999980926514},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3465999960899353},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.3418000042438507},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.33410000801086426},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.32109999656677246},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.31619998812675476},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.31610000133514404},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30309998989105225},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.2962999939918518},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.2930999994277954},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.28630000352859497},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.2777000069618225},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.2685999870300293},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.2587999999523163},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.25609999895095825},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.2551000118255615},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.25279998779296875}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ojcas.2025.3617796","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcas.2025.3617796","pdf_url":null,"source":{"id":"https://openalex.org/S4210192473","display_name":"IEEE Open Journal of Circuits and Systems","issn_l":"2644-1225","issn":["2644-1225"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Open Journal of Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:45571b12d03e4edd8f5acec9a32be46c","is_oa":true,"landing_page_url":"https://doaj.org/article/45571b12d03e4edd8f5acec9a32be46c","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Open Journal of Circuits and Systems, Vol 7, Pp 184-192 (2026)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/ojcas.2025.3617796","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcas.2025.3617796","pdf_url":null,"source":{"id":"https://openalex.org/S4210192473","display_name":"IEEE Open Journal of Circuits and Systems","issn_l":"2644-1225","issn":["2644-1225"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Open Journal of Circuits and Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.8124059438705444,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G7328497859","display_name":null,"funder_award_id":"101157452","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Emerging":[0],"nonvolatile":[1],"memory":[2],"technologies":[3],"offer":[4],"promising":[5],"avenues":[6],"for":[7,54,166,172],"novel":[8],"computing":[9],"approaches.":[10],"Among":[11],"them,":[12],"resistive":[13,38],"random":[14],"access":[15],"memories":[16],"(RRAMs)":[17],"stand":[18],"out":[19],"due":[20],"to":[21,178],"their":[22,83],"nonvolatility,":[23],"fast":[24],"switching":[25],"speed,":[26],"compact":[27],"size,":[28],"and":[29,41,114,147,168,188],"low":[30],"power":[31],"consumption.":[32],"Logic":[33],"techniques":[34,78],"such":[35],"as":[36],"complementary":[37],"switch":[39],"(CRS)":[40],"memristor":[42],"ratioed":[43],"logic":[44,49,72,107,142,203],"(MRL)":[45],"are":[46],"prominent":[47],"non-stateful":[48],"techniques.":[50],"CRS":[51,113,167],"is":[52,86],"well-suited":[53],"crossbar":[55,122],"arrays,":[56],"mitigating":[57],"sneak-path":[58],"currents,":[59],"while":[60],"MRL":[61,115,173],"integrates":[62],"effectively":[63],"with":[64,204],"CMOS":[65,75],"logic,":[66],"enabling":[67],"the":[68,94,102,127,132,138,198],"construction":[69],"of":[70,98,131,200],"complete":[71],"circuits":[73],"using":[74,117],"inverters.":[76],"Both":[77],"share":[79],"a":[80,89,121,162,169],"common":[81],"trait:":[82],"logical":[84],"output":[85,145,190],"read/defined":[87],"under":[88],"high":[90],"input":[91],"voltage.":[92],"However,":[93],"nonlinear":[95,154,205],"I-V":[96],"characteristics":[97],"RRAM":[99],"devices":[100,177],"reduce":[101],"resistance":[103,129,139],"ratio,":[104],"limiting":[105],"reliable":[106],"operation.":[108,181],"This":[109],"paper":[110],"experimentally":[111],"demonstrates":[112],"gates":[116],"HfO2":[118],"memristors":[119],"within":[120],"array.":[123],"We":[124],"show":[125],"that":[126,174],"voltage-dependent":[128],"degradation":[130],"high-resistance":[133],"state":[134],"(HRS)":[135],"significantly":[136],"reduces":[137],"ratio":[140],"during":[141],"evaluation,":[143],"impairing":[144],"reliability":[146],"cascading":[148],"potential.":[149],"Simulation":[150],"results":[151],"confirm":[152],"these":[153,158],"effects.":[155],"To":[156],"address":[157],"challenges,":[159],"we":[160],"introduce":[161],"two-phase":[163],"read":[164],"scheme":[165],"pre-initialization":[170],"strategy":[171],"sets":[175],"both":[176],"HRS":[179],"before":[180],"These":[182],"methods":[183],"improve":[184],"current":[185],"spike":[186],"detectability":[187],"enhance":[189],"voltage":[191],"levels,":[192],"respectively.":[193],"The":[194],"proposed":[195],"solutions":[196],"advance":[197],"feasibility":[199],"robust":[201],"in-memory":[202],"memristive":[206],"devices.":[207]},"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-12-19T00:00:00"}