{"id":"https://openalex.org/W4416714570","doi":"https://doi.org/10.1109/ojcas.2025.3591630","title":"A Power Transistor Active Gate Driver With Two-Level Miller Plateau Detection and Driving Device Equalization Using 180-nm HV BCD Process","display_name":"A Power Transistor Active Gate Driver With Two-Level Miller Plateau Detection and Driving Device Equalization Using 180-nm HV BCD Process","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W4416714570","doi":"https://doi.org/10.1109/ojcas.2025.3591630"},"language":"en","primary_location":{"id":"doi:10.1109/ojcas.2025.3591630","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcas.2025.3591630","pdf_url":null,"source":{"id":"https://openalex.org/S4210192473","display_name":"IEEE Open Journal of Circuits and Systems","issn_l":"2644-1225","issn":["2644-1225"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Open Journal of Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/ojcas.2025.3591630","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077220045","display_name":"Chua\u2010Chin Wang","orcid":"https://orcid.org/0000-0002-2426-2879"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chua-Chin Wang","raw_affiliation_strings":["Department of Electrical Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-2426-2879","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066417820","display_name":"Pradyumna Vellanki","orcid":"https://orcid.org/0009-0000-0768-188X"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Pradyumna Vellanki","raw_affiliation_strings":["Department of Electrical Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan"],"raw_orcid":"https://orcid.org/0009-0000-0768-188X","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023181597","display_name":"Venkata Naveen Kolakaluri","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Venkata Naveen Kolakaluri","raw_affiliation_strings":["Department of Electrical Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093651849","display_name":"L S S Pavan Kumar Chodisetti","orcid":"https://orcid.org/0009-0009-7310-8323"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"L S S Pavan Kumar Chodisetti","raw_affiliation_strings":["Department of Electrical Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan"],"raw_orcid":"https://orcid.org/0009-0009-7310-8323","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034165632","display_name":"Lean Karlo S. Tolentino","orcid":"https://orcid.org/0000-0002-8014-8229"},"institutions":[{"id":"https://openalex.org/I4210096824","display_name":"Technological University of the Philippines","ror":"https://ror.org/00v4vjb95","country_code":"PH","type":"education","lineage":["https://openalex.org/I4210096824"]},{"id":"https://openalex.org/I5791819","display_name":"University of the Philippines Manila","ror":"https://ror.org/01rrczv41","country_code":"PH","type":"education","lineage":["https://openalex.org/I103911934","https://openalex.org/I5791819"]}],"countries":["PH"],"is_corresponding":false,"raw_author_name":"Lean Karlo Santos Tolentino","raw_affiliation_strings":["Electronics Engineering Department, Technological University of the Philippines, Manila, Philippines"],"raw_orcid":"https://orcid.org/0000-0002-8014-8229","affiliations":[{"raw_affiliation_string":"Electronics Engineering Department, Technological University of the Philippines, Manila, Philippines","institution_ids":["https://openalex.org/I4210096824","https://openalex.org/I5791819"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050914206","display_name":"Mitch M. C. Chou","orcid":"https://orcid.org/0000-0003-0113-7191"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Mitch Ming-Chi Chou","raw_affiliation_strings":["Academy of Innovative Semiconductor and Sustainable Manufacturing, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Academy of Innovative Semiconductor and Sustainable Manufacturing, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058562624","display_name":"Oliver Lexter July A. Jose","orcid":"https://orcid.org/0000-0003-4565-9506"},"institutions":[{"id":"https://openalex.org/I3516337","display_name":"Batangas State University","ror":"https://ror.org/019en2y21","country_code":"PH","type":"education","lineage":["https://openalex.org/I3516337"]}],"countries":["PH"],"is_corresponding":false,"raw_author_name":"Oliver Lexter July Alvarez Jose","raw_affiliation_strings":["Department of Electronics Engineering, Batangas State University - The National Engineering University, Batangas, Philippines"],"raw_orcid":"https://orcid.org/0000-0003-4565-9506","affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Batangas State University - The National Engineering University, Batangas, Philippines","institution_ids":["https://openalex.org/I3516337"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1750,"currency":"USD","value_usd":1750},"apc_paid":{"value":1750,"currency":"USD","value_usd":1750},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.30148034,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":null,"first_page":"432","last_page":"444"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.29409998655319214,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.29409998655319214,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.21080000698566437,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.11159999668598175,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.6704000234603882},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6621999740600586},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.6175000071525574},{"id":"https://openalex.org/keywords/power-semiconductor-device","display_name":"Power semiconductor device","score":0.5838000178337097},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5228999853134155},{"id":"https://openalex.org/keywords/safe-operating-area","display_name":"Safe operating area","score":0.4336000084877014},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4284000098705292},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.41990000009536743},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.40310001373291016}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.6704000234603882},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6621999740600586},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.6175000071525574},{"id":"https://openalex.org/C129014197","wikidata":"https://www.wikidata.org/wiki/Q906544","display_name":"Power semiconductor device","level":3,"score":0.5838000178337097},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5521000027656555},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5228999853134155},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4763999879360199},{"id":"https://openalex.org/C186339688","wikidata":"https://www.wikidata.org/wiki/Q233523","display_name":"Safe operating area","level":4,"score":0.4336000084877014},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4284000098705292},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.41990000009536743},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.41990000009536743},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.40310001373291016},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.39570000767707825},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.390500009059906},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.3813999891281128},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.37940001487731934},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.3758000135421753},{"id":"https://openalex.org/C179141203","wikidata":"https://www.wikidata.org/wiki/Q1495747","display_name":"Gate driver","level":3,"score":0.36640000343322754},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3521000146865845},{"id":"https://openalex.org/C183848499","wikidata":"https://www.wikidata.org/wiki/Q4167572","display_name":"Driver circuit","level":3,"score":0.334199994802475},{"id":"https://openalex.org/C75755367","wikidata":"https://www.wikidata.org/wiki/Q104531076","display_name":"Equalization (audio)","level":3,"score":0.328000009059906},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.3215000033378601},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.29679998755455017},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2897999882698059},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.28119999170303345},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.27489998936653137},{"id":"https://openalex.org/C127749002","wikidata":"https://www.wikidata.org/wiki/Q978470","display_name":"Buffer amplifier","level":4,"score":0.265500009059906},{"id":"https://openalex.org/C88653102","wikidata":"https://www.wikidata.org/wiki/Q570553","display_name":"Power MOSFET","level":5,"score":0.26460000872612},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.257099986076355},{"id":"https://openalex.org/C79635011","wikidata":"https://www.wikidata.org/wiki/Q175805","display_name":"Semiconductor device","level":3,"score":0.25440001487731934}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ojcas.2025.3591630","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcas.2025.3591630","pdf_url":null,"source":{"id":"https://openalex.org/S4210192473","display_name":"IEEE Open Journal of Circuits and Systems","issn_l":"2644-1225","issn":["2644-1225"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Open Journal of Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:95793af235a54c38aa3af62197dd1765","is_oa":true,"landing_page_url":"https://doaj.org/article/95793af235a54c38aa3af62197dd1765","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Open Journal of Circuits and Systems, Vol 6, Pp 432-444 (2025)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/ojcas.2025.3591630","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcas.2025.3591630","pdf_url":null,"source":{"id":"https://openalex.org/S4210192473","display_name":"IEEE Open Journal of Circuits and Systems","issn_l":"2644-1225","issn":["2644-1225"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Open Journal of Circuits and Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1440603920","display_name":null,"funder_award_id":"NSTC 112-2923-E-006-003-MY3","funder_id":"https://openalex.org/F4320331164","funder_display_name":"National Science and Technology Council"},{"id":"https://openalex.org/G1924091447","display_name":null,"funder_award_id":"NSTC 112-2218-E-110-009-","funder_id":"https://openalex.org/F4320331164","funder_display_name":"National Science and Technology Council"},{"id":"https://openalex.org/G2024601981","display_name":null,"funder_award_id":"NSTC 113-2923-E-110-001-","funder_id":"https://openalex.org/F4320331164","funder_display_name":"National Science and Technology Council"},{"id":"https://openalex.org/G7450584817","display_name":null,"funder_award_id":"NSTC 112-2221-E-110-063-MY3","funder_id":"https://openalex.org/F4320331164","funder_display_name":"National Science and Technology Council"}],"funders":[{"id":"https://openalex.org/F4320331164","display_name":"National Science and Technology Council","ror":"https://ror.org/00wnb9798"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1981431838","https://openalex.org/W1985719473","https://openalex.org/W2106278940","https://openalex.org/W2116493397","https://openalex.org/W2687165237","https://openalex.org/W2768779506","https://openalex.org/W2768975770","https://openalex.org/W2892555599","https://openalex.org/W2899335200","https://openalex.org/W2950223864","https://openalex.org/W2958680436","https://openalex.org/W2993669756","https://openalex.org/W3175074562","https://openalex.org/W3175600362","https://openalex.org/W3185777482","https://openalex.org/W3211439607","https://openalex.org/W4284878730","https://openalex.org/W4313887233","https://openalex.org/W4390417098","https://openalex.org/W4391381925"],"related_works":[],"abstract_inverted_index":{"The":[0],"configuration":[1],"of":[2,74,109,138],"the":[3,32,36,59,71,79,114,117],"active":[4],"gate":[5],"driver":[6],"(AGD)":[7],"significantly":[8],"impacts":[9],"how":[10,17],"well":[11],"power":[12,54,61,120,123,131,142],"semiconductor":[13],"devices":[14,77],"work":[15],"and":[16,41],"efficient":[18],"they":[19],"are.":[20],"This":[21],"research":[22],"presents":[23],"a":[24,45,53,135],"new":[25],"AGD":[26],"single":[27],"chip":[28],"design":[29],"that":[30],"identifies":[31],"Miller":[33,47],"plateau":[34],"when":[35],"signal":[37],"is":[38,83,125],"turning":[39],"on":[40,113],"off":[42],"by":[43],"utilizing":[44],"two-level":[46],"detector":[48],"precisely.":[49],"Moreover,":[50],"it":[51,64],"includes":[52],"gating":[55,124,132],"mechanism":[56,133],"to":[57,69],"lower":[58],"AGD\u2019s":[60],"usage.":[62],"Furthermore,":[63],"comes":[65],"with":[66,122],"an":[67,106],"Equalizer":[68],"guarantee":[70],"best":[72],"use":[73],"all":[75],"MOS":[76],"in":[78,140],"buffer":[80],"arrays.":[81],"It":[82],"fabricated":[84],"using":[85],"TSMC":[86],"180-nm":[87],"High":[88],"Voltage":[89],"Bipolar-CMOS-DMOS":[90],"(HV":[91],"BCD)":[92],"process.":[93],"By":[94],"conducting":[95],"thorough":[96],"measurements":[97],"across":[98],"various":[99],"conditions,":[100],"its":[101,130],"functionality":[102],"was":[103],"confirmed":[104],"at":[105],"operating":[107],"frequency":[108],"500":[110],"kHz.":[111],"Based":[112],"measurement":[115],"results,":[116],"average":[118],"total":[119],"dissipation":[121],"787":[126],"mW.":[127],"In":[128],"addition,":[129],"shows":[134],"notable":[136],"decrease":[137],"10%":[139],"static":[141],"dissipation.":[143]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-11-25T00:00:00"}