{"id":"https://openalex.org/W4399766614","doi":"https://doi.org/10.1109/ojcas.2024.3416397","title":"A 10 GHz Dual-Loop PLL With Active Cycle-Jitter Correction Achieving 12dB Spur and 29% Jitter Reduction","display_name":"A 10 GHz Dual-Loop PLL With Active Cycle-Jitter Correction Achieving 12dB Spur and 29% Jitter Reduction","publication_year":2024,"publication_date":"2024-01-01","ids":{"openalex":"https://openalex.org/W4399766614","doi":"https://doi.org/10.1109/ojcas.2024.3416397"},"language":"en","primary_location":{"id":"doi:10.1109/ojcas.2024.3416397","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcas.2024.3416397","pdf_url":null,"source":{"id":"https://openalex.org/S4210192473","display_name":"IEEE Open Journal of Circuits and Systems","issn_l":"2644-1225","issn":["2644-1225"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Open Journal of Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/ojcas.2024.3416397","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101678804","display_name":"Yuping Huang","orcid":"https://orcid.org/0000-0002-8599-2883"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Ping Huang","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-8599-2883","affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108324103","display_name":"Yu-Sian Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Sian Lu","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102970737","display_name":"Wei-Zen Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Zen Chen","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0000-0001-5126-9163","affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1750,"currency":"USD","value_usd":1750},"apc_paid":{"value":1750,"currency":"USD","value_usd":1750},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05941272,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"291","last_page":"301"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9060443043708801},{"id":"https://openalex.org/keywords/spur","display_name":"Spur","score":0.8632614016532898},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8483665585517883},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6690014600753784},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5937896370887756},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.4802311062812805},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.38302159309387207},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3176252841949463},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3125632107257843},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1932215690612793},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14982011914253235},{"id":"https://openalex.org/keywords/art","display_name":"Art","score":0.0858619213104248},{"id":"https://openalex.org/keywords/structural-engineering","display_name":"Structural engineering","score":0.06837260723114014}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9060443043708801},{"id":"https://openalex.org/C2779821383","wikidata":"https://www.wikidata.org/wiki/Q7581537","display_name":"Spur","level":2,"score":0.8632614016532898},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8483665585517883},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6690014600753784},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5937896370887756},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.4802311062812805},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.38302159309387207},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3176252841949463},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3125632107257843},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1932215690612793},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14982011914253235},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0858619213104248},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.06837260723114014},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ojcas.2024.3416397","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcas.2024.3416397","pdf_url":null,"source":{"id":"https://openalex.org/S4210192473","display_name":"IEEE Open Journal of Circuits and Systems","issn_l":"2644-1225","issn":["2644-1225"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Open Journal of Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:d158e1028eef405081353b430a87cc17","is_oa":true,"landing_page_url":"https://doaj.org/article/d158e1028eef405081353b430a87cc17","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Open Journal of Circuits and Systems, Vol 5, Pp 291-301 (2024)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/ojcas.2024.3416397","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcas.2024.3416397","pdf_url":null,"source":{"id":"https://openalex.org/S4210192473","display_name":"IEEE Open Journal of Circuits and Systems","issn_l":"2644-1225","issn":["2644-1225"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Open Journal of Circuits and Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.7699999809265137,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G6567364590","display_name":null,"funder_award_id":"110-2221-E-A49-163-MY3","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"}],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1512440898","https://openalex.org/W1965272013","https://openalex.org/W2069385386","https://openalex.org/W2097406868","https://openalex.org/W2099801150","https://openalex.org/W2295656041","https://openalex.org/W2591899075","https://openalex.org/W2605666562","https://openalex.org/W2887886195","https://openalex.org/W3015726451","https://openalex.org/W3090319080","https://openalex.org/W4200369616","https://openalex.org/W4220922356","https://openalex.org/W4286571704"],"related_works":["https://openalex.org/W2242079364","https://openalex.org/W2121182846","https://openalex.org/W2317410790","https://openalex.org/W191859820","https://openalex.org/W2504787585","https://openalex.org/W2152768744","https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2326560183","https://openalex.org/W2353997301"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,16,20,29,34,39,47,77,107,109],"design":[4],"of":[5,19,79],"a":[6,22,67,87,99,119],"10":[7],"GHz":[8],"dual-loop":[9],"PLL":[10,48,89,155],"with":[11],"active":[12,52],"cycle-jitter":[13,53],"correction.":[14],"In":[15],"main":[17],"loop":[18,49,56,90],"PLL,":[21],"sampling":[23],"PD":[24],"is":[25,57,74,122,163],"utilized":[26],"to":[27,32,42,126,134,143,148],"suppress":[28],"in-band":[30],"noise":[31,36,44],"reach":[33],"reference":[35],"floor.":[37],"On":[38],"other":[40],"hand,":[41],"eliminate":[43],"disturbance":[45,121],"outside":[46],"bandwidth,":[50],"an":[51],"correction":[54],"(ACJC)":[55],"proposed":[58],"and":[59,73],"incorporated":[60],"in":[61,98,151],"this":[62],"design.":[63],"The":[64,129,154,160],"ACJC":[65],"utilizes":[66],"delay-discriminator":[68],"based":[69],"cycle":[70],"jitter":[71,83,131,152],"extractor":[72],"performed":[75],"at":[76],"subharmonic":[78],"VCO.":[80],"It":[81],"provides":[82],"suppression":[84],"far":[85],"beyond":[86],"conventional":[88],"bandwidth.":[91],"An":[92],"experimental":[93],"prototype":[94],"has":[95],"been":[96],"fabricated":[97],"TSMC":[100],"40":[101],"nm":[102],"CMOS":[103],"process.":[104],"By":[105],"activating":[106],"ACJC,":[108],"spurious":[110],"tones":[111],"can":[112,137],"be":[113,138],"reduced":[114,139],"by":[115],"12":[116],"dB":[117],"when":[118],"260MHz":[120],"injected":[123],"without":[124],"resort":[125],"sophisticated":[127],"calibration.":[128],"integrated":[130],"from":[132,140],"1kHz":[133],"260":[135],"MHz":[136],"413.7":[141],"fs":[142],"293.21":[144],"fs,":[145],"which":[146],"corresponds":[147],"29%":[149],"improvement":[150],"reduction.":[153],"core":[156],"consumes":[157],"22.1":[158],"mW.":[159],"chip":[161],"area":[162],"about":[164],"0.97x0.96":[165],"mm2.":[166]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}