{"id":"https://openalex.org/W4386261661","doi":"https://doi.org/10.1109/ojcas.2023.3309478","title":"Cryogenic In-Memory Computing for Quantum Processors Using Commercial 5-nm FinFETs","display_name":"Cryogenic In-Memory Computing for Quantum Processors Using Commercial 5-nm FinFETs","publication_year":2023,"publication_date":"2023-01-01","ids":{"openalex":"https://openalex.org/W4386261661","doi":"https://doi.org/10.1109/ojcas.2023.3309478"},"language":"en","primary_location":{"id":"doi:10.1109/ojcas.2023.3309478","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcas.2023.3309478","pdf_url":"https://ieeexplore.ieee.org/ielx7/8784029/8999500/10233878.pdf","source":{"id":"https://openalex.org/S4210192473","display_name":"IEEE Open Journal of Circuits and Systems","issn_l":"2644-1225","issn":["2644-1225"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Open Journal of Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","datacite","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/8784029/8999500/10233878.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032329214","display_name":"Shivendra Singh Parihar","orcid":"https://orcid.org/0000-0001-7104-2396"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]},{"id":"https://openalex.org/I94234084","display_name":"Indian Institute of Technology Kanpur","ror":"https://ror.org/05pjsgx75","country_code":"IN","type":"education","lineage":["https://openalex.org/I94234084"]}],"countries":["DE","IN"],"is_corresponding":false,"raw_author_name":"Shivendra Singh Parihar","raw_affiliation_strings":["Semiconductor Test and Reliability, University of Stuttgart, Stuttgart, Germany","Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","Department of Electrical Engineering, Indian Institute of Technology Kanpur, Kanpur, India"],"raw_orcid":"https://orcid.org/0000-0001-7104-2396","affiliations":[{"raw_affiliation_string":"Semiconductor Test and Reliability, University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Kanpur, Kanpur, India","institution_ids":["https://openalex.org/I94234084"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054764590","display_name":"Simon Thomann","orcid":"https://orcid.org/0000-0002-7902-9353"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Simon Thomann","raw_affiliation_strings":["Semiconductor Test and Reliability, University of Stuttgart, Stuttgart, Germany","Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany"],"raw_orcid":"https://orcid.org/0000-0002-7902-9353","affiliations":[{"raw_affiliation_string":"Semiconductor Test and Reliability, University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088409866","display_name":"Girish Pahwa","orcid":"https://orcid.org/0000-0003-2094-858X"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Girish Pahwa","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-2094-858X","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077371510","display_name":"Yogesh Singh Chauhan","orcid":"https://orcid.org/0000-0002-3356-8917"},"institutions":[{"id":"https://openalex.org/I94234084","display_name":"Indian Institute of Technology Kanpur","ror":"https://ror.org/05pjsgx75","country_code":"IN","type":"education","lineage":["https://openalex.org/I94234084"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Yogesh Singh Chauhan","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Kanpur, Kanpur, India"],"raw_orcid":"https://orcid.org/0000-0002-3356-8917","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Kanpur, Kanpur, India","institution_ids":["https://openalex.org/I94234084"]}]},{"author_position":"last","author":{"id":null,"display_name":"Hussam Amrouch","orcid":null},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]},{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hussam Amrouch","raw_affiliation_strings":["Semiconductor Test and Reliability, University of Stuttgart, Stuttgart, Germany","Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","AI Processor Design, Technical University of Munich, Munich, Germany","Munich Institute of Robotics and Machine Intelligence, Technical University of Munich, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Test and Reliability, University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"AI Processor Design, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"Munich Institute of Robotics and Machine Intelligence, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1750,"currency":"USD","value_usd":1750},"apc_paid":{"value":2056,"currency":"EUR","value_usd":2217},"fwci":0.9817,"has_fulltext":true,"cited_by_count":8,"citation_normalized_percentile":{"value":0.7556658,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"4","issue":null,"first_page":"258","last_page":"270"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5966458916664124},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5718534588813782},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.537534773349762},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.531909167766571},{"id":"https://openalex.org/keywords/quantum-computer","display_name":"Quantum computer","score":0.4936128854751587},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4913002848625183},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.45349937677383423},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4439956843852997},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.4365784227848053},{"id":"https://openalex.org/keywords/quantum","display_name":"Quantum","score":0.35482531785964966},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3505781292915344},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.341184139251709},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3219444751739502},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.30309244990348816},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22605767846107483},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.21576613187789917},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17163211107254028}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5966458916664124},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5718534588813782},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.537534773349762},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.531909167766571},{"id":"https://openalex.org/C58053490","wikidata":"https://www.wikidata.org/wiki/Q176555","display_name":"Quantum computer","level":3,"score":0.4936128854751587},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4913002848625183},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.45349937677383423},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4439956843852997},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.4365784227848053},{"id":"https://openalex.org/C84114770","wikidata":"https://www.wikidata.org/wiki/Q46344","display_name":"Quantum","level":2,"score":0.35482531785964966},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3505781292915344},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.341184139251709},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3219444751739502},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.30309244990348816},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22605767846107483},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.21576613187789917},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17163211107254028},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/ojcas.2023.3309478","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcas.2023.3309478","pdf_url":"https://ieeexplore.ieee.org/ielx7/8784029/8999500/10233878.pdf","source":{"id":"https://openalex.org/S4210192473","display_name":"IEEE Open Journal of Circuits and Systems","issn_l":"2644-1225","issn":["2644-1225"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Open Journal of Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:9a6739c9800246a697415b2bb458463b","is_oa":true,"landing_page_url":"https://doaj.org/article/9a6739c9800246a697415b2bb458463b","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Open Journal of Circuits and Systems, Vol 4, Pp 258-270 (2023)","raw_type":"article"},{"id":"pmh:oai:elib.uni-stuttgart.de:11682/14737","is_oa":true,"landing_page_url":"http://nbn-resolving.de/urn:nbn:de:bsz:93-opus-ds-147375","pdf_url":null,"source":{"id":"https://openalex.org/S4306401556","display_name":"OPUS Publication Server of the University of Stuttgart (University of Stuttgart)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I100066346","host_organization_name":"University of Stuttgart","host_organization_lineage":["https://openalex.org/I100066346"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},{"id":"doi:10.18419/opus-14718","is_oa":true,"landing_page_url":"https://doi.org/10.18419/opus-14718","pdf_url":null,"source":{"id":"https://openalex.org/S7407052998","display_name":"Universit\u00e4tsbibliothek Stuttgart","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/ojcas.2023.3309478","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcas.2023.3309478","pdf_url":"https://ieeexplore.ieee.org/ielx7/8784029/8999500/10233878.pdf","source":{"id":"https://openalex.org/S4210192473","display_name":"IEEE Open Journal of Circuits and Systems","issn_l":"2644-1225","issn":["2644-1225"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Open Journal of Circuits and Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5400000214576721,"id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G1042680490","display_name":null,"funder_award_id":"512689491","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"},{"id":"https://openalex.org/G3494153709","display_name":null,"funder_award_id":"DST/SJF/ETA02/2017-18","funder_id":"https://openalex.org/F4320320719","funder_display_name":"Department of Science and Technology, Ministry of Science and Technology, India"},{"id":"https://openalex.org/G3603529640","display_name":null,"funder_award_id":"512689491","funder_id":"https://openalex.org/F4320325850","funder_display_name":"Universit\u00e4t Stuttgart"}],"funders":[{"id":"https://openalex.org/F4320320719","display_name":"Department of Science and Technology, Ministry of Science and Technology, India","ror":"https://ror.org/0101xrq71"},{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"},{"id":"https://openalex.org/F4320322516","display_name":"Santen","ror":"https://ror.org/032msy923"},{"id":"https://openalex.org/F4320324473","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06"},{"id":"https://openalex.org/F4320325850","display_name":"Universit\u00e4t Stuttgart","ror":"https://ror.org/04vnq7t77"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4386261661.pdf","grobid_xml":"https://content.openalex.org/works/W4386261661.grobid-xml"},"referenced_works_count":35,"referenced_works":["https://openalex.org/W1968310982","https://openalex.org/W2002019385","https://openalex.org/W2016318583","https://openalex.org/W2030702052","https://openalex.org/W2030867075","https://openalex.org/W2064254772","https://openalex.org/W2295378071","https://openalex.org/W2349487082","https://openalex.org/W2735120665","https://openalex.org/W2775637085","https://openalex.org/W2919623928","https://openalex.org/W2922487710","https://openalex.org/W2982169647","https://openalex.org/W2988640543","https://openalex.org/W2996946661","https://openalex.org/W3008170113","https://openalex.org/W3015432327","https://openalex.org/W3090525179","https://openalex.org/W3099220214","https://openalex.org/W3104353813","https://openalex.org/W3105905848","https://openalex.org/W3124658597","https://openalex.org/W3136137111","https://openalex.org/W3157706545","https://openalex.org/W3167846368","https://openalex.org/W3184465909","https://openalex.org/W4200359897","https://openalex.org/W4225299972","https://openalex.org/W4225332056","https://openalex.org/W4226042971","https://openalex.org/W4226238110","https://openalex.org/W4280586671","https://openalex.org/W4295790508","https://openalex.org/W4313213854","https://openalex.org/W4321608116"],"related_works":["https://openalex.org/W1657880117","https://openalex.org/W2595172197","https://openalex.org/W2204879205","https://openalex.org/W2127970246","https://openalex.org/W2084856301","https://openalex.org/W1943174035","https://openalex.org/W1001352512","https://openalex.org/W4382618745","https://openalex.org/W2885125400","https://openalex.org/W81633574"],"abstract_inverted_index":{"Cryogenic":[0],"CMOS":[1],"circuits":[2,48,246,263],"that":[3,46,67,125,264],"efficiently":[4,74],"connect":[5],"the":[6,10,14,28,33,41,69,76,87,90,95,115,152,159,173,194,213,219,227,241,258,269,276],"classical":[7,99],"domain":[8],"with":[9,208,212],"quantum":[11,19],"world":[12],"are":[13,265],"cornerstone":[15],"in":[16,98,107,203],"bringing":[17],"large-scale":[18],"processors":[20],"to":[21,81,146,163,166,252,267,280],"reality.":[22],"The":[23],"major":[24],"challenges":[25],"are,":[26],"however,":[27],"tight":[29],"power":[30,108],"budget":[31],"(in":[32,40],"order":[34,42],"of":[35,43,71,176,221,243,261,275],"milliwatts)":[36],"and":[37,84,89,109,120,230,255],"small":[38],"latency":[39],"microseconds)":[44],"requirements":[45],"such":[47],"inevitably":[49],"must":[50],"fulfill":[51],"when":[52],"operating":[53],"at":[54,234,248],"cryogenic":[55,130,170],"temperatures.":[56],"In-memory":[57],"computing":[58],"(IMC)":[59],"is":[60,273],"rapidly":[61],"emerging":[62],"as":[63],"an":[64,122,209],"attractive":[65],"paradigm":[66],"holds":[68],"promise":[70],"performing":[72],"computations":[73],"where":[75],"data":[77],"does":[78],"not":[79],"need":[80],"move":[82],"back":[83],"forth":[85],"between":[86],"CPU":[88],"memory.":[91],"Hence,":[92],"it":[93],"overcomes":[94],"fundamental":[96],"bottleneck":[97],"von":[100],"Neumann":[101],"architectures,":[102],"which":[103,204,272],"provides":[104],"considerable":[105],"savings":[106],"latency.":[110],"In":[111],"this":[112],"work,":[113],"for":[114,129,158],"first":[116,136,153],"time,":[117],"we":[118,135,150],"propose":[119],"implement":[121],"end-to-end":[123],"approach":[124],"investigates":[126],"SRAM-based":[127,244],"IMC":[128,245,262],"CMOS.":[131],"To":[132],"achieve":[133],"that,":[134],"characterize":[137],"commercial":[138,198],"5":[139,199],"nm":[140,200],"FinFETs":[141],"from":[142,190],"300":[143,253],"K":[144,250],"down":[145],"10":[147,249],"K.":[148],"Then,":[149],"employ":[151],"cryogenic-aware":[154,195],"industry-standard":[155],"compact":[156],"model":[157],"FinFET":[160,201],"technology":[161],"(BSIM-CMG)":[162],"empower":[164],"SPICE":[165,205],"accurately":[167],"capture":[168],"how":[169,218,240],"temperatures":[171],"alter":[172],"electrical":[174],"characteristics":[175],"transistors":[177],"(e.g.,":[178],"threshold":[179],"voltage,":[180],"carrier":[181],"mobility,":[182],"sub-threshold":[183],"slope,":[184],"etc.).":[185],"Our":[186],"key":[187],"contributions":[188],"span":[189],"(1)":[191],"carefully":[192],"calibrating":[193],"BSIM-CMG":[196],"against":[197,224],"measurements":[202],"simulations":[206],"come":[207],"excellent":[210],"agreement":[211],"experimental":[214],"data,":[215],"(2)":[216],"exploring":[217],"robustness":[220],"SRAM":[222],"cells":[223],"noise":[225],"(during":[226],"hold,":[228],"read,":[229],"write":[231],"operations)":[232],"changes":[233,247],"extremely":[235],"low":[236],"temperatures,":[237],"(3)":[238],"investigating":[239],"behavior":[242],"compared":[251],"K,":[254],"(4)":[256],"modeling":[257],"error":[259],"probabilities":[260],"used":[266],"calculate":[268],"Hamming":[270],"distance,":[271],"one":[274],"essential":[277],"similarity":[278],"calculations":[279],"perform":[281],"classifications.":[282]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}