{"id":"https://openalex.org/W4312620330","doi":"https://doi.org/10.1109/ojcas.2022.3211844","title":"Loop Dynamics Analysis of PAM-4 Mueller\u2013Muller Clock and Data Recovery System","display_name":"Loop Dynamics Analysis of PAM-4 Mueller\u2013Muller Clock and Data Recovery System","publication_year":2022,"publication_date":"2022-01-01","ids":{"openalex":"https://openalex.org/W4312620330","doi":"https://doi.org/10.1109/ojcas.2022.3211844"},"language":"en","primary_location":{"id":"doi:10.1109/ojcas.2022.3211844","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcas.2022.3211844","pdf_url":null,"source":{"id":"https://openalex.org/S4210192473","display_name":"IEEE Open Journal of Circuits and Systems","issn_l":"2644-1225","issn":["2644-1225"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Open Journal of Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/ojcas.2022.3211844","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031288672","display_name":"Kunal Yadav","orcid":"https://orcid.org/0000-0002-9942-5193"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kunal Yadav","raw_affiliation_strings":["Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"raw_orcid":"https://orcid.org/0000-0002-9942-5193","affiliations":[{"raw_affiliation_string":"Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070203042","display_name":"Ping-Hsuan Hsieh","orcid":"https://orcid.org/0000-0003-4244-3558"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ping-Hsuan Hsieh","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0000-0003-4244-3558","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010704016","display_name":"Anthony Chan Carusone","orcid":"https://orcid.org/0000-0002-0977-7516"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Anthony Chan Carusone","raw_affiliation_strings":["Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"raw_orcid":"https://orcid.org/0000-0002-0977-7516","affiliations":[{"raw_affiliation_string":"Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1750,"currency":"USD","value_usd":1750},"apc_paid":{"value":1750,"currency":"USD","value_usd":1750},"fwci":1.0156,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.75390042,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"3","issue":null,"first_page":"216","last_page":"227"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/baud","display_name":"Baud","score":0.8922987580299377},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7863909006118774},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.6588075160980225},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6381028890609741},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.6039085388183594},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5551721453666687},{"id":"https://openalex.org/keywords/data-recovery","display_name":"Data recovery","score":0.5457794070243835},{"id":"https://openalex.org/keywords/feedback-loop","display_name":"Feedback loop","score":0.5184082984924316},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5170405507087708},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.477533221244812},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.46502968668937683},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.4429115653038025},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4235073924064636},{"id":"https://openalex.org/keywords/carrier-recovery","display_name":"Carrier recovery","score":0.4136013686656952},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.41022390127182007},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.34525877237319946},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.32326892018318176},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1769375503063202},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17503070831298828},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11117646098136902},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.10417160391807556},{"id":"https://openalex.org/keywords/demodulation","display_name":"Demodulation","score":0.08919909596443176},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08759239315986633},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08714205026626587}],"concepts":[{"id":"https://openalex.org/C169606439","wikidata":"https://www.wikidata.org/wiki/Q192027","display_name":"Baud","level":3,"score":0.8922987580299377},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7863909006118774},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.6588075160980225},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6381028890609741},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.6039085388183594},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5551721453666687},{"id":"https://openalex.org/C529754248","wikidata":"https://www.wikidata.org/wiki/Q1054772","display_name":"Data recovery","level":2,"score":0.5457794070243835},{"id":"https://openalex.org/C186886427","wikidata":"https://www.wikidata.org/wiki/Q5441213","display_name":"Feedback loop","level":2,"score":0.5184082984924316},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5170405507087708},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.477533221244812},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.46502968668937683},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.4429115653038025},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4235073924064636},{"id":"https://openalex.org/C17877974","wikidata":"https://www.wikidata.org/wiki/Q2375705","display_name":"Carrier recovery","level":4,"score":0.4136013686656952},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.41022390127182007},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.34525877237319946},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.32326892018318176},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1769375503063202},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17503070831298828},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11117646098136902},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.10417160391807556},{"id":"https://openalex.org/C195251586","wikidata":"https://www.wikidata.org/wiki/Q1185939","display_name":"Demodulation","level":3,"score":0.08919909596443176},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08759239315986633},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08714205026626587},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ojcas.2022.3211844","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcas.2022.3211844","pdf_url":null,"source":{"id":"https://openalex.org/S4210192473","display_name":"IEEE Open Journal of Circuits and Systems","issn_l":"2644-1225","issn":["2644-1225"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Open Journal of Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:02462b5557be40d587f17c40daaabc6f","is_oa":true,"landing_page_url":"https://doaj.org/article/02462b5557be40d587f17c40daaabc6f","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Open Journal of Circuits and Systems, Vol 3, Pp 216-227 (2022)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/ojcas.2022.3211844","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcas.2022.3211844","pdf_url":null,"source":{"id":"https://openalex.org/S4210192473","display_name":"IEEE Open Journal of Circuits and Systems","issn_l":"2644-1225","issn":["2644-1225"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Open Journal of Circuits and Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1583690512","https://openalex.org/W1999903189","https://openalex.org/W2080253340","https://openalex.org/W2096729557","https://openalex.org/W2103076214","https://openalex.org/W2123892792","https://openalex.org/W2134104208","https://openalex.org/W2160574074","https://openalex.org/W2170144298","https://openalex.org/W2171503046","https://openalex.org/W2527653927","https://openalex.org/W2544328230","https://openalex.org/W2564828472","https://openalex.org/W2790672950","https://openalex.org/W2901452097","https://openalex.org/W2921890919","https://openalex.org/W2958929636","https://openalex.org/W3015421532","https://openalex.org/W3016099273","https://openalex.org/W3048447282","https://openalex.org/W3088502779","https://openalex.org/W3132889034","https://openalex.org/W3146382707","https://openalex.org/W3190691487"],"related_works":["https://openalex.org/W2886200888","https://openalex.org/W2116180349","https://openalex.org/W2540816416","https://openalex.org/W2064146718","https://openalex.org/W1484414504","https://openalex.org/W2129830136","https://openalex.org/W1784828451","https://openalex.org/W2136044559","https://openalex.org/W4390099337","https://openalex.org/W2114205219"],"abstract_inverted_index":{"This":[0,32],"paper":[1,33],"provides":[2],"a":[3,65,112],"framework":[4],"for":[5,46],"analyzing":[6],"the":[7,11,27,82,116],"loop":[8,30,74,79,109,128],"dynamics":[9],"of":[10,18,39,53,78,85],"clock":[12,48],"and":[13,41,58,92,100,126],"data":[14],"recovery":[15,29,84],"(CDR)":[16],"system":[17],"ADC-based":[19,86],"PAM-4":[20,87],"receivers,":[21],"which":[22],"will":[23],"assist":[24],"in":[25],"extending":[26],"timing":[28,83],"bandwidth.":[31,75],"formulates":[34],"an":[35],"accurate":[36,95],"linear":[37,40,55],"model":[38],"signed":[42],"Mueller\u2013Muller":[43],"phase":[44,66,117],"detector":[45,67,118],"baud-rate":[47],"recovery.":[49],"Different":[50],"equalization":[51],"configurations":[52],"continuous-time":[54],"equalizer":[56,60],"(CTLE)":[57],"feed-forward":[59],"(FFE)":[61],"are":[62],"evaluated":[63],"from":[64],"performance":[68],"perspective":[69],"to":[70,105,120],"enable":[71],"high":[72,107],"CDR":[73,108,127],"The":[76,98],"impact":[77],"latency":[80,129],"on":[81],"receivers":[88],"is":[89],"also":[90],"analyzed":[91],"demonstrated":[93],"using":[94],"behavioral":[96,101],"simulations.":[97],"analysis":[99],"results":[102],"show":[103],"that,":[104],"achieve":[106],"bandwidth":[110],"with":[111],"good":[113],"jitter":[114],"tolerance,":[115],"gain":[119],"noise":[121],"ratio":[122],"should":[123,130],"be":[124,131],"maximized,":[125],"minimized.":[132]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}