{"id":"https://openalex.org/W3111518915","doi":"https://doi.org/10.1109/ojcas.2020.3043094","title":"Dickson-Charge-Pump-Based Voltage-to-Time Conversion for Time-Based ADCs in 28-nm CMOS","display_name":"Dickson-Charge-Pump-Based Voltage-to-Time Conversion for Time-Based ADCs in 28-nm CMOS","publication_year":2020,"publication_date":"2020-12-10","ids":{"openalex":"https://openalex.org/W3111518915","doi":"https://doi.org/10.1109/ojcas.2020.3043094","mag":"3111518915"},"language":"en","primary_location":{"id":"doi:10.1109/ojcas.2020.3043094","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcas.2020.3043094","pdf_url":"https://ieeexplore.ieee.org/ielx7/8784029/9314963/09290350.pdf","source":{"id":"https://openalex.org/S4210192473","display_name":"IEEE Open Journal of Circuits and Systems","issn_l":"2644-1225","issn":["2644-1225"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Open Journal of Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/8784029/9314963/09290350.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048889908","display_name":"Ali Esmailiyan","orcid":"https://orcid.org/0000-0001-8028-3757"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"Ali Esmailiyan","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College, Dublin 4, Ireland"],"raw_orcid":"https://orcid.org/0000-0001-8028-3757","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049355767","display_name":"Jianglin Du","orcid":"https://orcid.org/0000-0002-4533-3576"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Jianglin Du","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College, Dublin 4, Ireland"],"raw_orcid":"https://orcid.org/0000-0002-4533-3576","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050565374","display_name":"Teerachot Siriburanon","orcid":"https://orcid.org/0000-0003-1658-9596"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Teerachot Siriburanon","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College, Dublin 4, Ireland"],"raw_orcid":"https://orcid.org/0000-0003-1658-9596","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028370426","display_name":"Filippo Schembari","orcid":"https://orcid.org/0000-0001-6093-8269"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Filippo Schembari","raw_affiliation_strings":["Huawei Research Center, Segrate, Milan, Italy","School of Electrical and Electronic Engineering, University College, Dublin 4, Ireland"],"raw_orcid":"https://orcid.org/0000-0001-6093-8269","affiliations":[{"raw_affiliation_string":"Huawei Research Center, Segrate, Milan, Italy","institution_ids":[]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027017637","display_name":"Robert Bogdan Staszewski","orcid":"https://orcid.org/0000-0001-9848-1129"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Robert Bogdan Staszewski","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College, Dublin 4, Ireland"],"raw_orcid":"https://orcid.org/0000-0001-9848-1129","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5048889908"],"corresponding_institution_ids":["https://openalex.org/I100930933"],"apc_list":{"value":1750,"currency":"USD","value_usd":1750},"apc_paid":{"value":1750,"currency":"USD","value_usd":1750},"fwci":1.0402,"has_fulltext":true,"cited_by_count":16,"citation_normalized_percentile":{"value":0.77212437,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"2","issue":null,"first_page":"23","last_page":"31"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.8516366481781006},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7955572605133057},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5922901034355164},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.527310311794281},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.5161686539649963},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4828498959541321},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46108195185661316},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.44697535037994385},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.41178613901138306},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2544651925563812},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.23040124773979187}],"concepts":[{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.8516366481781006},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7955572605133057},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5922901034355164},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.527310311794281},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.5161686539649963},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4828498959541321},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46108195185661316},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.44697535037994385},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41178613901138306},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2544651925563812},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.23040124773979187},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ojcas.2020.3043094","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcas.2020.3043094","pdf_url":"https://ieeexplore.ieee.org/ielx7/8784029/9314963/09290350.pdf","source":{"id":"https://openalex.org/S4210192473","display_name":"IEEE Open Journal of Circuits and Systems","issn_l":"2644-1225","issn":["2644-1225"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Open Journal of Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:1f1a19608ccc40bd88685a6bb0352dd8","is_oa":true,"landing_page_url":"https://doaj.org/article/1f1a19608ccc40bd88685a6bb0352dd8","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Open Journal of Circuits and Systems, Vol 2, Pp 23-31 (2021)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/ojcas.2020.3043094","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcas.2020.3043094","pdf_url":"https://ieeexplore.ieee.org/ielx7/8784029/9314963/09290350.pdf","source":{"id":"https://openalex.org/S4210192473","display_name":"IEEE Open Journal of Circuits and Systems","issn_l":"2644-1225","issn":["2644-1225"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Open Journal of Circuits and Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8700000047683716}],"awards":[{"id":"https://openalex.org/G4284676192","display_name":null,"funder_award_id":"74758","funder_id":"https://openalex.org/F4320338337","funder_display_name":"H2020 Marie Sk\u0142odowska-Curie Actions"},{"id":"https://openalex.org/G5906654117","display_name":null,"funder_award_id":"14/RP/I2921","funder_id":"https://openalex.org/F4320320847","funder_display_name":"Science Foundation Ireland"},{"id":"https://openalex.org/G7689190185","display_name":"Wave-Locked Loop for Frequency Synthesis (WLL)","funder_award_id":"746142","funder_id":"https://openalex.org/F4320338337","funder_display_name":"H2020 Marie Sk\u0142odowska-Curie Actions"}],"funders":[{"id":"https://openalex.org/F4320320847","display_name":"Science Foundation Ireland","ror":"https://ror.org/0271asj38"},{"id":"https://openalex.org/F4320338337","display_name":"H2020 Marie Sk\u0142odowska-Curie Actions","ror":null}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3111518915.pdf","grobid_xml":"https://content.openalex.org/works/W3111518915.grobid-xml"},"referenced_works_count":23,"referenced_works":["https://openalex.org/W1504425169","https://openalex.org/W1970725422","https://openalex.org/W1998750020","https://openalex.org/W2031801696","https://openalex.org/W2086856502","https://openalex.org/W2097811759","https://openalex.org/W2108439882","https://openalex.org/W2108831079","https://openalex.org/W2120747440","https://openalex.org/W2122876601","https://openalex.org/W2133197363","https://openalex.org/W2141632461","https://openalex.org/W2152107533","https://openalex.org/W2152144298","https://openalex.org/W2157194265","https://openalex.org/W2408182051","https://openalex.org/W2742645971","https://openalex.org/W2924141413","https://openalex.org/W3004807137","https://openalex.org/W3009792919","https://openalex.org/W6676121325","https://openalex.org/W6677798303","https://openalex.org/W6678446795"],"related_works":["https://openalex.org/W1994468577","https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W2487274941","https://openalex.org/W2138817096","https://openalex.org/W4386634178","https://openalex.org/W3200777288","https://openalex.org/W3157200328","https://openalex.org/W1974975542","https://openalex.org/W1518233821"],"abstract_inverted_index":{"This":[0],"article":[1],"demonstrates":[2],"a":[3,17,33,45,55,105],"digitally":[4],"friendly":[5],"time-based":[6],"analog-to-digital":[7],"converter":[8,60],"(ADC)":[9],"exploiting":[10],"Dickson":[11,30,91],"charge-pump":[12],"(CP)":[13],"as":[14],"part":[15],"of":[16,47,66,78,90,97,112,118],"voltage-to-time":[18],"conversion":[19,74],"(VTC)":[20],"implemented":[21],"in":[22,114,124],"28-nm":[23],"CMOS.":[24],"In":[25],"the":[26,29,40,88,94,98],"proposed":[27,99],"technique,":[28],"CP":[31,92],"generates":[32],"ramp":[34],"signal":[35],"that":[36],"is":[37,51,64],"compared":[38],"with":[39,110],"input":[41],"voltage":[42],"to":[43,54,87],"generate":[44],"pulse":[46],"commensurable":[48],"widths,":[49],"which":[50],"then":[52],"fed":[53],"D-type":[56],"flip-flop":[57],"(DFF)-based":[58],"time-to-digital":[59],"(TDC).":[61],"The":[62],"TDC":[63],"composed":[65],"CMOS":[67],"DFFs":[68],"and":[69,121],"digital":[70,73,95,108],"circuits":[71],"for":[72],"without":[75],"any":[76],"use":[77],"analog-intensive":[79],"circuits,":[80],"e.g.,":[81],"amplifiers":[82],"or":[83],"current":[84],"sources.":[85],"Thanks":[86],"robustness":[89],"characteristics,":[93],"outputs":[96],"ADC":[100],"can":[101],"be":[102],"corrected":[103],"through":[104],"low-complexity":[106],"deterministic":[107],"mapping":[109],"improvements":[111],"1.5-bit":[113],"peak":[115,125],"effective":[116],"number":[117],"bits":[119],"(ENOB)":[120],"9":[122],"dB":[123],"signal-to-noise-and-distortion":[126],"ratio":[127],"(SNDR)":[128],"verified":[129],"over":[130],"three":[131],"measured":[132],"sample":[133],"prototypes.":[134]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":1}],"updated_date":"2026-05-06T08:25:59.206177","created_date":"2025-10-10T00:00:00"}