{"id":"https://openalex.org/W2345292415","doi":"https://doi.org/10.1109/nvmts.2015.7457478","title":"A 16 Mb RRAM test chip based on analog power system with tunable write pulses","display_name":"A 16 Mb RRAM test chip based on analog power system with tunable write pulses","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W2345292415","doi":"https://doi.org/10.1109/nvmts.2015.7457478","mag":"2345292415"},"language":"en","primary_location":{"id":"doi:10.1109/nvmts.2015.7457478","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nvmts.2015.7457478","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 15th Non-Volatile Memory Technology Symposium (NVMTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079723196","display_name":"Xiangchao Ma","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiangchao Ma","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040105498","display_name":"Huaqiang Wu","orcid":"https://orcid.org/0000-0001-8359-7997"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huaqiang Wu","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University","Tsinghua National Laboratory for Information Science and Technology (TNList), Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Tsinghua National Laboratory for Information Science and Technology (TNList), Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101834939","display_name":"Dong Wu","orcid":"https://orcid.org/0000-0003-1933-1419"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dong Wu","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100746962","display_name":"He Qian","orcid":"https://orcid.org/0000-0003-3377-5366"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"He Qian","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University","Tsinghua National Laboratory for Information Science and Technology (TNList), Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Tsinghua National Laboratory for Information Science and Technology (TNList), Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8647640347480774},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.6876660585403442},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6461689472198486},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.5777010321617126},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5728217363357544},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5338280200958252},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.48755115270614624},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4817826449871063},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4679013192653656},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.41242730617523193},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3540179431438446},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3496442139148712},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3337627351284027}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8647640347480774},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.6876660585403442},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6461689472198486},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.5777010321617126},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5728217363357544},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5338280200958252},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.48755115270614624},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4817826449871063},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4679013192653656},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41242730617523193},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3540179431438446},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3496442139148712},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3337627351284027},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nvmts.2015.7457478","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nvmts.2015.7457478","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 15th Non-Volatile Memory Technology Symposium (NVMTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2545245183","https://openalex.org/W2054635671","https://openalex.org/W2017425642","https://openalex.org/W2350916061","https://openalex.org/W1970117475","https://openalex.org/W3200817179","https://openalex.org/W3161624601","https://openalex.org/W2611512961","https://openalex.org/W2078381924","https://openalex.org/W4206468571"],"abstract_inverted_index":{"One":[0],"transistor":[1],"one":[2],"resistor":[3],"(1T1R)":[4],"structure":[5],"can":[6,96,123],"be":[7,46,86,97],"used":[8,33,98],"to":[9,85,88,99,112],"suppress":[10],"the":[11,35,38,58,61,65,70,101,121],"sneak":[12],"current":[13],"in":[14],"RRAM":[15,23,43,59,91,102],"array.":[16],"In":[17],"this":[18],"paper,":[19],"a":[20],"16Mb":[21],"1T1R":[22],"chip":[24,53,122],"is":[25,32,83],"proposed.":[26],"The":[27,52,80,104,116],"130":[28],"nm":[29],"HH-Grace":[30],"process":[31],"as":[34,125],"FEOL":[36],"of":[37],"chip.":[39],"A":[40],"HfOx/CMO":[41],"based":[42],"stack":[44],"will":[45],"fabricated":[47],"using":[48],"back":[49],"end":[50],"process.":[51],"mainly":[54],"contains":[55],"four":[56],"blocks:":[57],"array,":[60],"analog":[62,105],"power":[63,106],"block,":[64],"control":[66],"logic":[67],"block":[68],"and":[69],"pad":[71,76],"ring":[72],"which":[73],"uses":[74],"standard":[75],"provided":[77],"by":[78],"foundry.":[79],"operating":[81],"conditions":[82],"designed":[84],"configurable":[87],"explore":[89],"different":[90,109],"stack.":[92],"Tunable":[93],"write":[94],"pulses":[95],"improve":[100],"performance.":[103],"system":[107],"supplies":[108],"voltage":[110],"levels":[111],"achieve":[113],"specific":[114],"function.":[115],"simulation":[117],"results":[118],"show":[119],"that":[120],"work":[124],"expected.":[126]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}