{"id":"https://openalex.org/W2979684312","doi":"https://doi.org/10.1109/nvmsa.2019.8863517","title":"A Memristor-based Scan Hold Flip-Flop","display_name":"A Memristor-based Scan Hold Flip-Flop","publication_year":2019,"publication_date":"2019-08-01","ids":{"openalex":"https://openalex.org/W2979684312","doi":"https://doi.org/10.1109/nvmsa.2019.8863517","mag":"2979684312"},"language":"en","primary_location":{"id":"doi:10.1109/nvmsa.2019.8863517","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nvmsa.2019.8863517","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Non-Volatile Memory Systems and Applications Symposium (NVMSA)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003304424","display_name":"Aijiao Cui","orcid":"https://orcid.org/0000-0002-4728-9265"},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Aijiao Cui","raw_affiliation_strings":["School of Electronic and Information Engineering, Harbin Institute of Technology, Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Harbin Institute of Technology, Shenzhen, China","institution_ids":["https://openalex.org/I204983213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113883022","display_name":"Zhenxing Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhenxing Chang","raw_affiliation_strings":["School of Electronic and Information Engineering, Harbin Institute of Technology, Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Harbin Institute of Technology, Shenzhen, China","institution_ids":["https://openalex.org/I204983213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110808801","display_name":"Ziming Wang","orcid":"https://orcid.org/0009-0005-3701-5526"},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ziming Wang","raw_affiliation_strings":["School of Electronic and Information Engineering, Harbin Institute of Technology, Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Harbin Institute of Technology, Shenzhen, China","institution_ids":["https://openalex.org/I204983213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012474783","display_name":"Gang Qu","orcid":"https://orcid.org/0000-0001-6759-8949"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gang Qu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Maryland College Park, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Maryland College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100768288","display_name":"Huawei Li","orcid":"https://orcid.org/0000-0001-8082-4218"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huawei Li","raw_affiliation_strings":["SKLCA Institute of Computing Technology, SKLCA Institute of Computing Technology, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SKLCA Institute of Computing Technology, SKLCA Institute of Computing Technology, China","institution_ids":["https://openalex.org/I4210090176"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7965,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.65718618,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"453","issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.8187950849533081},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.7597365379333496},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.7044812440872192},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.6548714637756348},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6421316266059875},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5647457838058472},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5453890562057495},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5389910340309143},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5338308215141296},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4642893075942993},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.44430410861968994},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.43024134635925293},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.42978551983833313},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.42571550607681274},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4164341390132904},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3752509355545044},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3643054664134979},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.30648308992385864},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28120529651641846},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24398654699325562},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.12981465458869934},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09898576140403748}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.8187950849533081},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.7597365379333496},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.7044812440872192},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.6548714637756348},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6421316266059875},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5647457838058472},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5453890562057495},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5389910340309143},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5338308215141296},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4642893075942993},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.44430410861968994},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.43024134635925293},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42978551983833313},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.42571550607681274},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4164341390132904},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3752509355545044},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3643054664134979},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.30648308992385864},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28120529651641846},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24398654699325562},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.12981465458869934},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09898576140403748},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nvmsa.2019.8863517","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nvmsa.2019.8863517","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Non-Volatile Memory Systems and Applications Symposium (NVMSA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1532559922","https://openalex.org/W1552599848","https://openalex.org/W1595368737","https://openalex.org/W2085041803","https://openalex.org/W2087011975","https://openalex.org/W2112181056","https://openalex.org/W2964151426","https://openalex.org/W4237111923","https://openalex.org/W6631737855"],"related_works":["https://openalex.org/W2553035740","https://openalex.org/W2111928029","https://openalex.org/W2134712318","https://openalex.org/W1501621551","https://openalex.org/W2117171289","https://openalex.org/W2131499522","https://openalex.org/W2057961029","https://openalex.org/W1974621628","https://openalex.org/W2189059878","https://openalex.org/W2110102663"],"abstract_inverted_index":{"The":[0,33,74,103],"scan":[1,23,34,43,85],"based":[2],"design-for-testability":[3],"(DfT)":[4],"has":[5],"been":[6],"widely":[7],"adopted":[8],"in":[9,22,26,42],"modern":[10],"integrated":[11],"circuits":[12],"(ICs)":[13],"design":[14,76,80,108],"to":[15,50,61,92,111],"facilitate":[16],"manufacture":[17],"testing.":[18,32],"However,":[19],"the":[20,40,46,79,94,100,106,119,123],"transitions":[21,41],"cells":[24,86],"result":[25],"much":[27,56],"test":[28,49,52],"power":[29,53],"consumption":[30],"during":[31],"hold":[35],"flip-flop":[36,70],"(SHFF)":[37],"can":[38],"insulate":[39],"chain":[44],"from":[45],"circuit":[47],"under":[48],"reduce":[51,93],"while":[54],"incurring":[55],"area":[57,124],"overhead.":[58],"We":[59],"propose":[60],"solve":[62],"this":[63],"problem":[64],"by":[65,114],"adopting":[66],"a":[67],"memristor-based":[68],"D":[69],"(DFF)":[71],"into":[72,90],"SHFF.":[73],"new":[75],"breaks":[77],"down":[78],"structure":[81],"of":[82,96,105],"conventional":[83,120],"CMOS":[84],"and":[87,98],"adopts":[88],"memristors":[89],"SHFF":[91,121],"number":[95],"transistors":[97],"hence":[99],"chip":[101],"area.":[102],"functionality":[104],"proposed":[107],"is":[109,126],"verified":[110],"be":[112],"correct":[113],"HSPICE":[115],"simulation.":[116],"Compared":[117],"with":[118],"cells,":[122],"overhead":[125],"reduced":[127],"26.5%.":[128]},"counts_by_year":[{"year":2022,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}