{"id":"https://openalex.org/W2764342083","doi":"https://doi.org/10.1109/nvmsa.2017.8064477","title":"Runtime and reconfiguration dual-aware placement for SRAM-NVM hybrid FPGAs","display_name":"Runtime and reconfiguration dual-aware placement for SRAM-NVM hybrid FPGAs","publication_year":2017,"publication_date":"2017-08-01","ids":{"openalex":"https://openalex.org/W2764342083","doi":"https://doi.org/10.1109/nvmsa.2017.8064477","mag":"2764342083"},"language":"en","primary_location":{"id":"doi:10.1109/nvmsa.2017.8064477","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nvmsa.2017.8064477","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 6th Non-Volatile Memory Systems and Applications Symposium (NVMSA)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006753786","display_name":"Qian Lou","orcid":"https://orcid.org/0000-0001-5462-2567"},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"education","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qian Lou","raw_affiliation_strings":["School of Computer Science and Technology, Shandong University, Jinan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Shandong University, Jinan, China","institution_ids":["https://openalex.org/I80143920"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061455216","display_name":"Mengying Zhao","orcid":null},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"education","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mengying Zhao","raw_affiliation_strings":["School of Computer Science and Technology, Shandong University, Jinan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Shandong University, Jinan, China","institution_ids":["https://openalex.org/I80143920"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063104755","display_name":"Lei Ju","orcid":"https://orcid.org/0000-0001-6186-5399"},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"education","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lei Ju","raw_affiliation_strings":["School of Computer Science and Technology, Shandong University, Jinan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Shandong University, Jinan, China","institution_ids":["https://openalex.org/I80143920"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101441768","display_name":"Chun Jason Xue","orcid":"https://orcid.org/0000-0002-6431-9868"},"institutions":[{"id":"https://openalex.org/I168719708","display_name":"City University of Hong Kong","ror":"https://ror.org/03q8dnn23","country_code":"HK","type":"education","lineage":["https://openalex.org/I168719708"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Chun Jason Xue","raw_affiliation_strings":["Department of Computer Science, City University of Hong Kong, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, City University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I168719708"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066534595","display_name":"Jingtong Hu","orcid":"https://orcid.org/0000-0003-4029-4034"},"institutions":[{"id":"https://openalex.org/I115475287","display_name":"Oklahoma State University","ror":"https://ror.org/01g9vbr38","country_code":"US","type":"education","lineage":["https://openalex.org/I115475287"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jingtong Hu","raw_affiliation_strings":["School of Electrical and Computer Engineering, Oklahoma State University, Stillwater, OK, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Oklahoma State University, Stillwater, OK, USA","institution_ids":["https://openalex.org/I115475287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076117279","display_name":"Zhiping Jia","orcid":"https://orcid.org/0000-0002-7769-4771"},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"education","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiping Jia","raw_affiliation_strings":["School of Computer Science and Technology, Shandong University, Jinan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Shandong University, Jinan, China","institution_ids":["https://openalex.org/I80143920"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8198678493499756},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8175878524780273},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7936793565750122},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6893141865730286},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6851542592048645},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5054826736450195},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.48680827021598816},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2659864127635956}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8198678493499756},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8175878524780273},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7936793565750122},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6893141865730286},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6851542592048645},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5054826736450195},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.48680827021598816},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2659864127635956},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nvmsa.2017.8064477","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nvmsa.2017.8064477","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 6th Non-Volatile Memory Systems and Applications Symposium (NVMSA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4300000071525574,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1675151442","https://openalex.org/W1989660200","https://openalex.org/W2005602803","https://openalex.org/W2010202670","https://openalex.org/W2063388086","https://openalex.org/W2072383925","https://openalex.org/W2076613578","https://openalex.org/W2081381252","https://openalex.org/W2115250772","https://openalex.org/W2115402073","https://openalex.org/W2141298934","https://openalex.org/W2146437820","https://openalex.org/W2154689013","https://openalex.org/W2171768221","https://openalex.org/W2295783341","https://openalex.org/W3006534025","https://openalex.org/W3146800804","https://openalex.org/W4240163901","https://openalex.org/W6668622331","https://openalex.org/W6681989696"],"related_works":["https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998","https://openalex.org/W2340647897","https://openalex.org/W2808484818","https://openalex.org/W1574948540"],"abstract_inverted_index":{"Field":[0],"Programmable":[1],"Gate":[2],"Array":[3],"(FPGA)":[4],"has":[5,25,84,90],"been":[6,85],"widely":[7],"adopted":[8],"as":[9,74],"modern":[10],"reconfigurable":[11,127,143,165],"computing":[12],"platforms.":[13],"Traditionally,":[14],"the":[15,40,52,62,79,87,94,110,116,122,150,160,164,170,174,185],"storage":[16,76],"elements":[17],"in":[18,42,99,125],"FPGAs":[19,60,182],"are":[20],"static":[21,46],"RAM":[22],"(SRAM),":[23],"which":[24,113],"large":[26],"leakage":[27],"power":[28,47],"and":[29,48,66,72,119,135,154,158],"limited":[30],"scalability.":[31],"Recently,":[32],"non-volatile":[33],"memory":[34],"(NVM)":[35],"is":[36],"proposed":[37,147,171],"to":[38],"replace":[39],"SRAM":[41,65,71],"FPGA":[43,83,128],"systems":[44],"for":[45,141,179],"density":[49],"considerations,":[50],"at":[51],"cost":[53],"of":[54,64,81,163],"inducing":[55],"larger":[56],"dynamic":[57,155],"power.":[58],"Hybrid":[59],"combine":[61],"advantages":[63],"NVM":[67,73],"by":[68,177],"employing":[69],"both":[70],"logic":[75],"elements.":[77],"Although":[78],"feasibility":[80],"hybrid":[82,95,144,181],"confirmed,":[86],"design":[88,105],"flow":[89,106],"not":[91,108],"fully":[92],"explored":[93],"features":[96],"yet,":[97],"resulting":[98],"inferior":[100],"system":[101,123,175],"performance.":[102],"Besides,":[103],"traditional":[104],"does":[107],"consider":[109],"reconfiguration":[111,117,136,156],"cost,":[112],"may":[114],"prolong":[115],"procedures":[118],"thus":[120],"degrade":[121],"performance":[124,162,176],"dynamically":[126,142],"systems.":[129],"This":[130],"work":[131],"proposes":[132],"a":[133],"runtime":[134,153],"dual":[137],"aware":[138],"placement":[139,187],"strategy":[140],"architecture.":[145],"The":[146],"scheme":[148,172],"considers":[149],"tradeoff":[151],"between":[152],"latency":[157],"optimizes":[159],"overall":[161],"system.":[166],"Evaluation":[167],"shows":[168],"that":[169],"improves":[173],"14.6%":[178],"SRAM-MRAM":[180],"compared":[183],"with":[184],"default":[186],"strategy.":[188]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}