{"id":"https://openalex.org/W2761505271","doi":"https://doi.org/10.1109/nvmsa.2017.8064473","title":"Advanced performance improvement algorithms for emerging resistive memory: CBRAM case study","display_name":"Advanced performance improvement algorithms for emerging resistive memory: CBRAM case study","publication_year":2017,"publication_date":"2017-08-01","ids":{"openalex":"https://openalex.org/W2761505271","doi":"https://doi.org/10.1109/nvmsa.2017.8064473","mag":"2761505271"},"language":"en","primary_location":{"id":"doi:10.1109/nvmsa.2017.8064473","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nvmsa.2017.8064473","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 6th Non-Volatile Memory Systems and Applications Symposium (NVMSA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046724450","display_name":"Tinish Bhattacharya","orcid":"https://orcid.org/0000-0003-4591-6277"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Tinish Bhattacharya","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology - Delhi, Hauz Khas, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology - Delhi, Hauz Khas, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007153964","display_name":"Supriya Chakraborty","orcid":"https://orcid.org/0000-0001-8890-5223"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Supriya Chakraborty","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology - Delhi, Hauz Khas, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology - Delhi, Hauz Khas, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008011360","display_name":"Manan Suri","orcid":"https://orcid.org/0000-0003-1417-3570"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manan Suri","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology - Delhi, Hauz Khas, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology - Delhi, Hauz Khas, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5046724450"],"corresponding_institution_ids":["https://openalex.org/I68891433"],"apc_list":null,"apc_paid":null,"fwci":0.2867,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.59975123,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.9260392189025879},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7220912575721741},{"id":"https://openalex.org/keywords/flash-memory","display_name":"Flash memory","score":0.5265560150146484},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.5191540122032166},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4982938766479492},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.42552223801612854},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4163750410079956},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.41129744052886963},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.339314341545105},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3323320150375366},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27838820219039917},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15324705839157104},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15138661861419678},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11355230212211609}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.9260392189025879},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7220912575721741},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.5265560150146484},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.5191540122032166},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4982938766479492},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42552223801612854},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4163750410079956},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.41129744052886963},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.339314341545105},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3323320150375366},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27838820219039917},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15324705839157104},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15138661861419678},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11355230212211609},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nvmsa.2017.8064473","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nvmsa.2017.8064473","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 6th Non-Volatile Memory Systems and Applications Symposium (NVMSA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320719","display_name":"Department of Science and Technology, Ministry of Science and Technology, India","ror":"https://ror.org/0101xrq71"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1544971428","https://openalex.org/W2010390358","https://openalex.org/W2016923128","https://openalex.org/W2023907995","https://openalex.org/W2027818595","https://openalex.org/W2036899386","https://openalex.org/W2074385563","https://openalex.org/W2084979612","https://openalex.org/W2097823832","https://openalex.org/W2155370145","https://openalex.org/W2206157732","https://openalex.org/W2345165652","https://openalex.org/W2621956596"],"related_works":["https://openalex.org/W2545245183","https://openalex.org/W2054635671","https://openalex.org/W2017425642","https://openalex.org/W2350916061","https://openalex.org/W1970117475","https://openalex.org/W4396815615","https://openalex.org/W3161624601","https://openalex.org/W2078381924","https://openalex.org/W4206468571","https://openalex.org/W2199653281"],"abstract_inverted_index":{"Emerging":[0],"resistive":[1,61],"non-volatile":[2],"memory":[3,39,126],"technology":[4],"(RRAM)":[5],"is":[6,112],"fast":[7],"gaining":[8],"importance":[9],"as":[10,118],"a":[11,89,100],"possible":[12],"successor":[13],"of":[14,29,60,71,109],"Flash":[15],"memory.":[16],"Very":[17],"few":[18],"experimental":[19,93],"studies":[20],"exist":[21],"on":[22,99],"emerging":[23],"RRAM":[24],"that":[25],"analyze":[26],"the":[27,58,69,97,110],"impact":[28,70],"soft-techniques":[30,111],"or":[31],"purely":[32],"algorithm":[33],"driven":[34],"performance":[35],"enhancement":[36],"for":[37,53,92,114],"such":[38,117],"devices.":[40],"In":[41,65],"this":[42],"paper,":[43],"we":[44,67,95],"study":[45,68,91],"in":[46,57],"detail":[47],"four":[48],"different":[49,115],"soft":[50],"techniques":[51],"optimized":[52],"bit-flip":[54],"minimization,":[55],"mainly":[56],"context":[59],"filamentary":[62],"type":[63],"RRAM.":[64],"particular,":[66],"Data":[72],"Compare":[73],"Write":[74],"(DCW),":[75],"Flip-N-Write":[76],"(FNW),":[77],"Coset":[78],"Coding":[79],"(CC),":[80],"and":[81,125],"Cost":[82],"Aware":[83],"Flip":[84],"Optimization":[85],"(CAFO)":[86],"algorithms.":[87],"As":[88],"case":[90],"validation,":[94],"implement":[96],"algorithms":[98],"commercial":[101],"256":[102],"Kb":[103],"CBRAM":[104],"chip.":[105],"Detailed":[106],"comparative":[107],"analysis":[108],"presented":[113],"parameters":[116],"write-latency,":[119],"endurance,":[120],"error":[121],"count,":[122],"computational":[123],"latency,":[124],"overhead.":[127]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}