{"id":"https://openalex.org/W2512979529","doi":"https://doi.org/10.1109/nvmsa.2016.7547174","title":"A low-power hybrid magnetic cache architecture exploiting narrow-width values","display_name":"A low-power hybrid magnetic cache architecture exploiting narrow-width values","publication_year":2016,"publication_date":"2016-08-01","ids":{"openalex":"https://openalex.org/W2512979529","doi":"https://doi.org/10.1109/nvmsa.2016.7547174","mag":"2512979529"},"language":"en","primary_location":{"id":"doi:10.1109/nvmsa.2016.7547174","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nvmsa.2016.7547174","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 5th Non-Volatile Memory Systems and Applications Symposium (NVMSA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033221192","display_name":"Mohsen Imani","orcid":"https://orcid.org/0000-0002-5761-0622"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Mohsen Imani","raw_affiliation_strings":["Computer Science and Engineering, UC San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, UC San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050167359","display_name":"Abbas Rahimi","orcid":"https://orcid.org/0000-0003-3141-4970"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abbas Rahimi","raw_affiliation_strings":["Electrical Engineering and Computer Sciences, UC Berkeley, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Sciences, UC Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067380102","display_name":"Yeseong Kim","orcid":"https://orcid.org/0000-0001-5947-9632"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yeseong Kim","raw_affiliation_strings":["Computer Science and Engineering, UC San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, UC San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112841571","display_name":"Tajana Rosing","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tajana Rosing","raw_affiliation_strings":["Computer Science and Engineering, UC San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, UC San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5033221192"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":4.4147,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.94809103,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"36","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8037927150726318},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.7886863350868225},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7569893002510071},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7160310745239258},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6654772162437439},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5636695027351379},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.42278552055358887},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3625510334968567},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34687289595603943},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.331840842962265}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8037927150726318},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.7886863350868225},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7569893002510071},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7160310745239258},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6654772162437439},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5636695027351379},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.42278552055358887},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3625510334968567},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34687289595603943},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.331840842962265},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nvmsa.2016.7547174","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nvmsa.2016.7547174","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 5th Non-Volatile Memory Systems and Applications Symposium (NVMSA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5600000023841858}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320332603","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W1617411565","https://openalex.org/W1686420892","https://openalex.org/W1952777572","https://openalex.org/W1964044001","https://openalex.org/W1972350236","https://openalex.org/W1989660200","https://openalex.org/W2010202670","https://openalex.org/W2019427687","https://openalex.org/W2034674049","https://openalex.org/W2047379549","https://openalex.org/W2053162526","https://openalex.org/W2080592089","https://openalex.org/W2099550931","https://openalex.org/W2108048675","https://openalex.org/W2110134128","https://openalex.org/W2115157620","https://openalex.org/W2123074235","https://openalex.org/W2129817078","https://openalex.org/W2146245483","https://openalex.org/W2147657366","https://openalex.org/W2155551886","https://openalex.org/W2156159026","https://openalex.org/W2171065098","https://openalex.org/W2273440736","https://openalex.org/W2356383305","https://openalex.org/W2403862212","https://openalex.org/W2510112886","https://openalex.org/W4231378725","https://openalex.org/W4232751114","https://openalex.org/W4237731417","https://openalex.org/W4241441655","https://openalex.org/W4241505725","https://openalex.org/W4246873662","https://openalex.org/W6652940909","https://openalex.org/W6678750068","https://openalex.org/W6679030935","https://openalex.org/W6682917345","https://openalex.org/W6694513646","https://openalex.org/W6725351361"],"related_works":["https://openalex.org/W2186949690","https://openalex.org/W2154109900","https://openalex.org/W3019064768","https://openalex.org/W3019683061","https://openalex.org/W3186016413","https://openalex.org/W3173293443","https://openalex.org/W2314625368","https://openalex.org/W4246122698","https://openalex.org/W1581731722","https://openalex.org/W2363750085"],"abstract_inverted_index":{"Modern":[0],"microprocessors":[1],"have":[2],"increased":[3],"the":[4,51,89,116,124,127,136,140,172,176],"word":[5,58],"width":[6],"to":[7,9,49,107,164],"64-bits":[8],"support":[10],"larger":[11],"main":[12],"memory":[13],"sizes.":[14],"It":[15],"has":[16],"been":[17],"observed":[18],"that":[19,102,157],"data":[20,106],"can":[21,161],"often":[22],"be":[23],"represented":[24],"by":[25],"relatively":[26],"few":[27],"bits,":[28],"so-called":[29],"narrow-width":[30,34,92],"values.":[31],"To":[32,64,81],"leverage":[33],"data,":[35],"we":[36,71,94],"propose":[37,72,95],"a":[38,96,133],"hybrid":[39,86,129,159],"cache":[40,87,130,160],"architecture":[41],"composed":[42],"of":[43,56,69,84,91,126,142],"magnetic":[44],"RAM":[45],"(MRAM)":[46],"and":[47,53,61,120,131,139,153,167],"SRAM":[48,62,117,178],"save":[50],"upper":[52],"lower":[54],"32-bits":[55],"each":[57],"in":[59,88,115],"MRAM":[60],"respectively.":[63],"address":[65],"write":[66,76,99],"performance":[67,125,174],"issue":[68],"MRAM,":[70],"an":[73],"optimal":[74],"dynamic":[75],"buffer":[77,137],"(DWB)":[78],"allocation":[79],"mechanism.":[80],"enhance":[82],"efficacy":[83],"our":[85,158],"absence":[90],"values,":[93],"double":[97,143],"row":[98,113,144],"(DRW)":[100],"technique":[101],"adaptively":[103],"partitions":[104],"non-narrow":[105],"two":[108],"32-bit":[109],"pieces":[110],"for":[111],"consecutive":[112],"writes":[114],"part.":[118],"DWB":[119],"DRW":[121],"jointly":[122],"guarantee":[123],"proposed":[128],"balance":[132],"tradeoff":[134],"between":[135],"size":[138],"number":[141],"writes.":[145],"Our":[146],"evaluation":[147],"on":[148],"SPEC":[149,151],"CPU2000,":[150],"CPU2006":[152],"Mibench":[154],"benchmarks":[155],"shows":[156],"achieve":[162],"up":[163],"46%":[165],"power":[166],"24%":[168],"area":[169],"savings":[170],"at":[171],"same":[173],"as":[175],"conventional":[177],"cache.":[179]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}