{"id":"https://openalex.org/W1952777572","doi":"https://doi.org/10.1109/nvmsa.2015.7304356","title":"Leveraging nonvolatility for architecture design with emerging NVM","display_name":"Leveraging nonvolatility for architecture design with emerging NVM","publication_year":2015,"publication_date":"2015-08-01","ids":{"openalex":"https://openalex.org/W1952777572","doi":"https://doi.org/10.1109/nvmsa.2015.7304356","mag":"1952777572"},"language":"en","primary_location":{"id":"doi:10.1109/nvmsa.2015.7304356","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nvmsa.2015.7304356","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE Non-Volatile Memory System and Applications Symposium (NVMSA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021027241","display_name":"Shuangchen Li","orcid":"https://orcid.org/0000-0002-0021-6907"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shuangchen Li","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of California Santa Barbara, Santa Barbara, CA, US","Department of Electrical & Computer Engineering, University of California, Santa Barbara#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of California Santa Barbara, Santa Barbara, CA, US","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of California, Santa Barbara#TAB#","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027346244","display_name":"Ping Chi","orcid":null},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ping Chi","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of California, Santa Barbara, USA","Department of Electrical & Computer Engineering, University of California, Santa Barbara#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of California, Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of California, Santa Barbara#TAB#","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077387335","display_name":"Jishen Zhao","orcid":"https://orcid.org/0000-0002-1969-743X"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jishen Zhao","raw_affiliation_strings":["Computer Engineering Department, University of California, Santa Cruz, USA","Computer Engineering Dept., University of California, Santa Cruz,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, University of California, Santa Cruz, USA","institution_ids":["https://openalex.org/I185103710"]},{"raw_affiliation_string":"Computer Engineering Dept., University of California, Santa Cruz,","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077687075","display_name":"Kwang\u2010Ting Cheng","orcid":"https://orcid.org/0000-0002-3885-4912"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kwang-Ting Cheng","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of California, Santa Barbara, USA","Department of Electrical & Computer Engineering, University of California, Santa Barbara#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of California, Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of California, Santa Barbara#TAB#","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100385336","display_name":"Yuan Xie","orcid":"https://orcid.org/0000-0003-2093-1788"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuan Xie","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of California, Santa Barbara, USA","Department of Electrical & Computer Engineering, University of California, Santa Barbara#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of California, Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of California, Santa Barbara#TAB#","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0084,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.87653437,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.7576355934143066},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.697580099105835},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6242013573646545},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.5250377655029297},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48987501859664917},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.46191999316215515},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.4502425193786621},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.44702649116516113},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.440338134765625},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.437296599149704},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4319372773170471},{"id":"https://openalex.org/keywords/racetrack-memory","display_name":"Racetrack memory","score":0.4310145974159241},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4273512065410614},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.42245855927467346},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4186391234397888},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.41855835914611816},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.41375240683555603},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.4112614095211029},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.3173242211341858},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24375846982002258},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.2348010241985321},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20782530307769775},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19008922576904297},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14376133680343628},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10520440340042114}],"concepts":[{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.7576355934143066},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.697580099105835},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6242013573646545},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.5250377655029297},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48987501859664917},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.46191999316215515},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4502425193786621},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.44702649116516113},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.440338134765625},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.437296599149704},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4319372773170471},{"id":"https://openalex.org/C43363307","wikidata":"https://www.wikidata.org/wiki/Q1651623","display_name":"Racetrack memory","level":5,"score":0.4310145974159241},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4273512065410614},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.42245855927467346},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4186391234397888},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.41855835914611816},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.41375240683555603},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.4112614095211029},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.3173242211341858},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24375846982002258},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.2348010241985321},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20782530307769775},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19008922576904297},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14376133680343628},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10520440340042114},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.0},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/nvmsa.2015.7304356","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nvmsa.2015.7304356","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE Non-Volatile Memory System and Applications Symposium (NVMSA)","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-77193","is_oa":false,"landing_page_url":"http://repository.hkust.edu.hk/ir/Record/1783.1-77193","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference paper"},{"id":"pmh:oai:repository.ust.hk:1783.1-77193","is_oa":false,"landing_page_url":"http://repository.ust.hk/ir/Record/1783.1-77193","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":49,"referenced_works":["https://openalex.org/W1520248310","https://openalex.org/W1567210335","https://openalex.org/W1965912002","https://openalex.org/W1981321271","https://openalex.org/W1990719923","https://openalex.org/W1998549161","https://openalex.org/W2003346399","https://openalex.org/W2004823737","https://openalex.org/W2005887179","https://openalex.org/W2008251984","https://openalex.org/W2008807311","https://openalex.org/W2009053018","https://openalex.org/W2013028205","https://openalex.org/W2018774711","https://openalex.org/W2019240782","https://openalex.org/W2032965366","https://openalex.org/W2047379549","https://openalex.org/W2048588974","https://openalex.org/W2068955151","https://openalex.org/W2082070657","https://openalex.org/W2084007230","https://openalex.org/W2088846964","https://openalex.org/W2093899855","https://openalex.org/W2113637091","https://openalex.org/W2131054871","https://openalex.org/W2135393827","https://openalex.org/W2146245483","https://openalex.org/W2148831941","https://openalex.org/W2149627879","https://openalex.org/W2150662965","https://openalex.org/W2151745115","https://openalex.org/W2157808045","https://openalex.org/W2164590718","https://openalex.org/W2333065233","https://openalex.org/W2526202524","https://openalex.org/W2610308442","https://openalex.org/W3145398211","https://openalex.org/W3148885254","https://openalex.org/W4248310916","https://openalex.org/W4249451197","https://openalex.org/W4250281317","https://openalex.org/W4251787433","https://openalex.org/W4255919916","https://openalex.org/W6631143543","https://openalex.org/W6633610439","https://openalex.org/W6651287217","https://openalex.org/W6671183045","https://openalex.org/W6671695895","https://openalex.org/W6830300290"],"related_works":["https://openalex.org/W2358372886","https://openalex.org/W1993178305","https://openalex.org/W4206576347","https://openalex.org/W2171888576","https://openalex.org/W2107922524","https://openalex.org/W2757797997","https://openalex.org/W4387251459","https://openalex.org/W1030357071","https://openalex.org/W2903040985","https://openalex.org/W2183575955"],"abstract_inverted_index":{"Emerging":[0],"nonvolatile":[1],"memory":[2,12,16,58,125],"(NVM),":[3],"such":[4,62],"as":[5,63],"spin-transfer":[6],"torque":[7],"magnetic":[8],"Memory":[9],"(STT-RAM),":[10],"phase-change":[11],"(PCM),":[13],"and":[14,27,37,53,69,137],"resistive":[15],"(ReRAM),":[17],"are":[18,103,144],"widely":[19],"expected":[20],"to":[21,32,109],"become":[22],"the":[23,34,39,77,91],"next":[24],"generation":[25],"cache":[26],"main":[28,133],"memory,":[29],"in":[30,130],"order":[31],"migrate":[33],"\u201cpower":[35],"wall\u201d":[36],"overcome":[38],"DRAM":[40],"stability":[41],"challenge.":[42],"Previous":[43],"effort":[44],"has":[45,82],"well":[46],"explored":[47],"NVM's":[48,80,151],"feature":[49],"of":[50],"ultra-low":[51,116],"leakage":[52],"high":[54],"density":[55],"at":[56],"various":[57],"hierarchy.":[59],"Furthermore,":[60],"challenges":[61],"asymmetric":[64],"read/write,":[65],"expensive":[66],"write":[67],"operation,":[68],"limited":[70],"lifetime":[71],"have":[72],"also":[73,154],"been":[74,84],"tackled.":[75],"However,":[76],"benefit":[78,93,136],"from":[79],"nonvolatility":[81,96,152],"never":[83],"fully":[85],"exploited.":[86],"This":[87],"paper":[88],"points":[89],"out":[90],"potential":[92],"by":[94],"leveraging":[95,110],"for":[97,115,140],"architecture":[98],"design.":[99],"Two":[100],"case":[101],"studies":[102],"described.":[104,145],"The":[105,120],"first":[106],"one":[107,122],"is":[108,123,153],"multi-level":[111],"cell":[112],"(MLC)":[113],"STT-RAM":[114],"overhead":[117],"local":[118],"checkpointing.":[119],"second":[121],"persistent":[124],"design,":[126],"which":[127],"support":[128],"persistency":[129],"NVM":[131],"based":[132],"memory.":[134],"Potential":[135],"design":[138],"challenge":[139],"those":[141],"two":[142],"cases":[143],"Future":[146],"research":[147],"topic":[148],"around":[149],"exploring":[150],"discussed.":[155]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":5}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}