{"id":"https://openalex.org/W1967685517","doi":"https://doi.org/10.1109/norchp.2012.6403151","title":"Integration of TTA processor tools to Kactus2 IP-XACT design flow","display_name":"Integration of TTA processor tools to Kactus2 IP-XACT design flow","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W1967685517","doi":"https://doi.org/10.1109/norchp.2012.6403151","mag":"1967685517"},"language":"en","primary_location":{"id":"doi:10.1109/norchp.2012.6403151","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchp.2012.6403151","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"NORCHIP 2012","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074320213","display_name":"Lauri Matilainen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"L. Matilainen","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Finland, Tampere","Tampere University of Technology, Department of Computer Systems, P.O. Box 553, 33101, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Finland, Tampere","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere University of Technology, Department of Computer Systems, P.O. Box 553, 33101, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049676900","display_name":"Sakari Lahti","orcid":"https://orcid.org/0000-0002-9915-4784"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"S. Lahti","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Finland, Tampere","Tampere University of Technology, Department of Computer Systems, P.O. Box 553, 33101, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Finland, Tampere","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere University of Technology, Department of Computer Systems, P.O. Box 553, 33101, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079200816","display_name":"Otto Esko","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"O. Esko","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Finland, Tampere","Tampere University of Technology, Department of Computer Systems, P.O. Box 553, 33101, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Finland, Tampere","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere University of Technology, Department of Computer Systems, P.O. Box 553, 33101, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078390067","display_name":"Erno Salminen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"E. Salminen","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Finland, Tampere","Tampere University of Technology, Department of Computer Systems, P.O. Box 553, 33101, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Finland, Tampere","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere University of Technology, Department of Computer Systems, P.O. Box 553, 33101, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102937415","display_name":"Timo D. H\u00e4m\u00e4l\u00e4inen","orcid":"https://orcid.org/0000-0002-7867-0800"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"T. D. Hamalainen","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Finland, Tampere","Tampere University of Technology, Department of Computer Systems, P.O. Box 553, 33101, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Finland, Tampere","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere University of Technology, Department of Computer Systems, P.O. Box 553, 33101, Finland","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05524912,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7898330092430115},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6773162484169006},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6767886877059937},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6743649244308472},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.578018844127655},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5588191747665405},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.47646450996398926},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4572586119174957},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.432555615901947},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4140723645687103},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.29574552178382874}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7898330092430115},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6773162484169006},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6767886877059937},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6743649244308472},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.578018844127655},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5588191747665405},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.47646450996398926},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4572586119174957},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.432555615901947},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4140723645687103},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.29574552178382874}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/norchp.2012.6403151","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchp.2012.6403151","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"NORCHIP 2012","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1494658332","https://openalex.org/W2024080903","https://openalex.org/W2067496550","https://openalex.org/W2068419076","https://openalex.org/W2070211153","https://openalex.org/W2114431978","https://openalex.org/W2126610812","https://openalex.org/W2139874340","https://openalex.org/W2163430578","https://openalex.org/W2173632070","https://openalex.org/W4252183647"],"related_works":["https://openalex.org/W1492116303","https://openalex.org/W1843355381","https://openalex.org/W2069295582","https://openalex.org/W1986121963","https://openalex.org/W2366556084","https://openalex.org/W90186386","https://openalex.org/W1988777083","https://openalex.org/W4230718388","https://openalex.org/W3149244010","https://openalex.org/W2047284788"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,62,77,81,85,127],"new":[4],"freely":[5],"available,":[6,126],"open":[7],"source":[8,120],"design":[9,34,100],"flow":[10,23,101],"to":[11,46],"accelerate":[12],"the":[13,58,108],"usage":[14],"of":[15,91],"application-specific":[16,87],"processors":[17],"in":[18,94,104,138],"System-on-Chip":[19],"designs.":[20],"The":[21,36,98],"proposed":[22],"combines":[24],"our":[25,40],"Transport-Triggered":[26],"Architecture":[27],"(TTA)":[28],"processor":[29],"toolset":[30],"and":[31,39,48,64,84,107,122],"Kactus2":[32,41],"IP-XACT":[33,37,95,123],"environment.":[35],"standard":[38],"tool":[42],"make":[43],"it":[44],"easy":[45],"integrate":[47],"configure":[49],"intellectual":[50],"property":[51],"(IP)":[52],"components":[53],"from":[54,67],"multiple":[55],"vendors":[56],"whereas":[57],"configurable":[59],"TTA":[60],"provides":[61],"fast":[63],"efficient":[65],"path":[66],"C-to-VHDL.":[68],"We":[69],"present":[70],"3":[71],"use":[72],"cases":[73],"for":[74],"TTA:":[75],"as":[76],"ready-made":[78],"fixed":[79],"accelerator,":[80],"general-purpose":[82],"processor,":[83],"tailored":[86],"processor.":[88],"Moreover,":[89],"management":[90],"instance-specific":[92],"data":[93],"is":[96,102,115],"discussed.":[97],"combined":[99],"presented":[103],"detail":[105],"step-by-step,":[106],"user":[109],"time":[110],"spent":[111],"on":[112],"each":[113],"step":[114],"evaluated.":[116],"Provided":[117],"that":[118],"C":[119],"codes":[121],"library":[124],"are":[125],"non-HW":[128],"oriented":[129],"engineer":[130],"can":[131],"implement":[132],"an":[133],"FPGA":[134],"based":[135],"multiprocessor":[136],"product":[137],"less":[139],"than":[140],"5":[141],"hours.":[142]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}