{"id":"https://openalex.org/W1963677989","doi":"https://doi.org/10.1109/norchp.2012.6403142","title":"SynZEN: A hybrid TTA/VLIW architecture with a distributed register file","display_name":"SynZEN: A hybrid TTA/VLIW architecture with a distributed register file","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W1963677989","doi":"https://doi.org/10.1109/norchp.2012.6403142","mag":"1963677989"},"language":"en","primary_location":{"id":"doi:10.1109/norchp.2012.6403142","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchp.2012.6403142","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"NORCHIP 2012","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107868138","display_name":"Stefan Hauser","orcid":null},"institutions":[{"id":"https://openalex.org/I4577782","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40","country_code":"DE","type":"education","lineage":["https://openalex.org/I4577782"]},{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["DE","US"],"is_corresponding":true,"raw_author_name":"S. Hauser","raw_affiliation_strings":["Embedded Systems Architecture Technische Universit\u00e4t, Berlin","Embedded Systems Architecture, Technische Universit\u00e4t Berlin, Germany"],"affiliations":[{"raw_affiliation_string":"Embedded Systems Architecture Technische Universit\u00e4t, Berlin","institution_ids":["https://openalex.org/I4210145666","https://openalex.org/I4577782"]},{"raw_affiliation_string":"Embedded Systems Architecture, Technische Universit\u00e4t Berlin, Germany","institution_ids":["https://openalex.org/I4577782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107849534","display_name":"N. M\u00f6ser","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]},{"id":"https://openalex.org/I4577782","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40","country_code":"DE","type":"education","lineage":["https://openalex.org/I4577782"]}],"countries":["DE","US"],"is_corresponding":false,"raw_author_name":"N. Moser","raw_affiliation_strings":["Embedded Systems Architecture Technische Universit\u00e4t, Berlin","Embedded Systems Architecture, Technische Universit\u00e4t Berlin, Germany"],"affiliations":[{"raw_affiliation_string":"Embedded Systems Architecture Technische Universit\u00e4t, Berlin","institution_ids":["https://openalex.org/I4210145666","https://openalex.org/I4577782"]},{"raw_affiliation_string":"Embedded Systems Architecture, Technische Universit\u00e4t Berlin, Germany","institution_ids":["https://openalex.org/I4577782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111942076","display_name":"B. Juurlink","orcid":null},"institutions":[{"id":"https://openalex.org/I4577782","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40","country_code":"DE","type":"education","lineage":["https://openalex.org/I4577782"]},{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["DE","US"],"is_corresponding":false,"raw_author_name":"B. Juurlink","raw_affiliation_strings":["Embedded Systems Architecture Technische Universit\u00e4t, Berlin","Embedded Systems Architecture, Technische Universit\u00e4t Berlin, Germany"],"affiliations":[{"raw_affiliation_string":"Embedded Systems Architecture Technische Universit\u00e4t, Berlin","institution_ids":["https://openalex.org/I4210145666","https://openalex.org/I4577782"]},{"raw_affiliation_string":"Embedded Systems Architecture, Technische Universit\u00e4t Berlin, Germany","institution_ids":["https://openalex.org/I4577782"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5107868138"],"corresponding_institution_ids":["https://openalex.org/I4210145666","https://openalex.org/I4577782"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.04656174,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"5","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.9395573139190674},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9304591417312622},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8396477103233337},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.591996431350708},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.559341549873352},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5510044693946838},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.46012991666793823},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4425327479839325},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4332141876220703},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38261038064956665},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36209535598754883},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.2935638725757599}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.9395573139190674},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9304591417312622},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8396477103233337},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.591996431350708},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.559341549873352},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5510044693946838},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.46012991666793823},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4425327479839325},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4332141876220703},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38261038064956665},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36209535598754883},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.2935638725757599},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/norchp.2012.6403142","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchp.2012.6403142","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"NORCHIP 2012","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1494658332","https://openalex.org/W1506585561","https://openalex.org/W1973514642","https://openalex.org/W1979629708","https://openalex.org/W2014882201","https://openalex.org/W2096121243","https://openalex.org/W2116158110","https://openalex.org/W2171066426","https://openalex.org/W2296445158","https://openalex.org/W2668012471","https://openalex.org/W4238326245","https://openalex.org/W4285719527","https://openalex.org/W6728673558"],"related_works":["https://openalex.org/W2059502833","https://openalex.org/W2097051108","https://openalex.org/W2581286023","https://openalex.org/W4253933660","https://openalex.org/W2054117411","https://openalex.org/W3148322066","https://openalex.org/W788524553","https://openalex.org/W2123715095","https://openalex.org/W1963677989","https://openalex.org/W2091306634"],"abstract_inverted_index":{"The":[0],"quest":[1],"for":[2],"higher":[3],"performance":[4],"within":[5],"a":[6,30,55,70],"certain":[7],"power":[8],"budget":[9],"in":[10,23,95],"the":[11,48,86,89,118,125,130],"fields":[12],"of":[13,35,50,100,117],"embedded":[14],"computing":[15],"demands":[16],"unconventional":[17],"architectural":[18],"approaches.":[19],"To":[20],"this":[21,24],"end,":[22],"paper":[25],"we":[26,113],"present":[27],"synZEN":[28],"(sZ):":[29],"(micro-)architecture":[31],"that":[32,83,115],"combines":[33],"features":[34,54],"very":[36],"long":[37],"instruction":[38],"word":[39],"(VLIW)":[40],"and":[41,69,106],"transport":[42],"triggered":[43],"architectures":[44],"(TTAs)":[45],"to":[46,74,85],"cover":[47],"needs":[49],"different":[51],"applications.":[52],"SynZEN":[53],"distributed":[56,87],"register":[57],"file":[58],"(RF)":[59],"(i.e.,":[60],"each":[61],"functional":[62],"unit":[63],"(FU)":[64],"has":[65],"its":[66],"own":[67],"RF)":[68],"wide":[71,119],"memory":[72,120],"connection":[73],"exploit":[75],"spatial":[76],"data":[77],"locality.":[78],"FPGA":[79,101],"synthesis":[80],"results":[81],"demonstrate":[82],"due":[84],"RF":[88],"sZ":[90,122],"design":[91],"can":[92],"be":[93],"implemented":[94],"less":[96],"area":[97],"(in":[98],"terms":[99],"slices)":[102],"than":[103],"existing":[104],"TTA":[105,126],"VLIW":[107,131],"designs.":[108],"Furthermore,":[109],"using":[110],"two":[111],"micro-benchmarks":[112],"show":[114],"because":[116],"connection,":[121],"outperforms":[123],"both":[124],"as":[127,129],"well":[128],"design.":[132]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}