{"id":"https://openalex.org/W2000400639","doi":"https://doi.org/10.1109/norchp.2012.6403131","title":"A genetic algorithm based optimization method for low vertical link density 3-dimensional Networks-on-Chip many core systems","display_name":"A genetic algorithm based optimization method for low vertical link density 3-dimensional Networks-on-Chip many core systems","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2000400639","doi":"https://doi.org/10.1109/norchp.2012.6403131","mag":"2000400639"},"language":"en","primary_location":{"id":"doi:10.1109/norchp.2012.6403131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchp.2012.6403131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"NORCHIP 2012","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000716734","display_name":"Haoyuan Ying","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Haoyuan Ying","raw_affiliation_strings":["Integrated Electronic Systems Lab, Darmstadt University of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Electronic Systems Lab, Darmstadt University of Technology, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023681451","display_name":"Kris Heid","orcid":"https://orcid.org/0000-0001-7739-224X"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"K. Heid","raw_affiliation_strings":["Integrated Electronic Systems Lab, Darmstadt University of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Electronic Systems Lab, Darmstadt University of Technology, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046831535","display_name":"Thomas Hollstein","orcid":"https://orcid.org/0000-0002-0454-6479"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"T. Hollstein","raw_affiliation_strings":["Tallinn University of Technology, Estonia","Tallinn University of Technology , Estonia"],"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Tallinn University of Technology , Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061804977","display_name":"Klaus Hofmann","orcid":"https://orcid.org/0000-0002-6675-0221"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"K. Hofmann","raw_affiliation_strings":["Integrated Electronic Systems Lab, Darmstadt University of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Electronic Systems Lab, Darmstadt University of Technology, Germany","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5000716734"],"corresponding_institution_ids":["https://openalex.org/I31512782"],"apc_list":null,"apc_paid":null,"fwci":1.0638,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.77486724,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9883000254631042,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.7659710049629211},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7240366339683533},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.7046567797660828},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5299326777458191},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"Genetic algorithm","score":0.49463793635368347},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.48547032475471497},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.47109732031822205},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4276390075683594},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4138692319393158},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4126420021057129},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25783658027648926}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.7659710049629211},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7240366339683533},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.7046567797660828},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5299326777458191},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.49463793635368347},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.48547032475471497},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.47109732031822205},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4276390075683594},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4138692319393158},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4126420021057129},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25783658027648926},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/norchp.2012.6403131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchp.2012.6403131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"NORCHIP 2012","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W390323645","https://openalex.org/W1993167046","https://openalex.org/W1999357002","https://openalex.org/W2045927054","https://openalex.org/W2051071423","https://openalex.org/W2069756028","https://openalex.org/W2108029854","https://openalex.org/W2116623445","https://openalex.org/W2160642395","https://openalex.org/W6648781725","https://openalex.org/W6675907808"],"related_works":["https://openalex.org/W2033923590","https://openalex.org/W2376124569","https://openalex.org/W2372348522","https://openalex.org/W2135667768","https://openalex.org/W2517347894","https://openalex.org/W2387047473","https://openalex.org/W2114015630","https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W1581055755"],"abstract_inverted_index":{"The":[0,35],"advantages":[1],"of":[2,32,40,50],"moving":[3],"from":[4],"2-Dimensional":[5],"Networks-on-Chip":[6],"(NoCs)":[7],"to":[8,88],"3-Dimensional":[9],"NoCs":[10,45],"for":[11],"any":[12],"application":[13],"must":[14],"be":[15],"justified":[16],"by":[17],"the":[18,25,30,38,43,51,72,89,106,120],"improvements":[19],"in":[20,111,115],"performance,":[21],"power,":[22],"latency":[23],"and":[24,42,83,123],"overall":[26],"system":[27,46,66,74],"costs,":[28],"especially":[29],"cost":[31],"Through-Silicon-Via":[33],"(TSV).":[34],"trade-off":[36],"between":[37],"number":[39],"TSVs":[41],"3D":[44],"performance":[47],"becomes":[48],"one":[49],"most":[52],"critical":[53],"design":[54,75,94],"issues.":[55],"In":[56,86],"this":[57],"paper,":[58],"we":[59],"demonstrate":[60],"a":[61],"genetic":[62],"algorithm":[63],"(GA)":[64],"based":[65,93,99],"optimization":[67,95],"method,":[68,96],"which":[69,117],"can":[70,101,118],"deliver":[71],"advanced":[73],"setup":[76],"through":[77],"topology,":[78],"routing":[79],"algorithm,":[80],"task":[81],"mapping":[82],"tile":[84],"placement.":[85],"comparison":[87],"simulated":[90],"annealing":[91],"(SA)":[92],"our":[97],"GA":[98],"method":[100],"achieve":[102,119],"significant":[103],"advantages.":[104],"All":[105],"experiments":[107],"have":[108],"been":[109],"done":[110],"GSNOC":[112],"framework":[113],"(written":[114],"SystemC-RTL),":[116],"cycle":[121],"accuracy":[122],"good":[124],"flexibility.":[125]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}