{"id":"https://openalex.org/W2073695648","doi":"https://doi.org/10.1109/norchp.2011.6126742","title":"Initial version of Matlab/Simulink based tool for VHDL code generation and FPGA implementation of Elementary Generalized Unitary rotation","display_name":"Initial version of Matlab/Simulink based tool for VHDL code generation and FPGA implementation of Elementary Generalized Unitary rotation","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W2073695648","doi":"https://doi.org/10.1109/norchp.2011.6126742","mag":"2073695648"},"language":"en","primary_location":{"id":"doi:10.1109/norchp.2011.6126742","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchp.2011.6126742","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 NORCHIP","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001218400","display_name":"Gatis Valters","orcid":null},"institutions":[{"id":"https://openalex.org/I201787326","display_name":"Riga Technical University","ror":"https://ror.org/00twb6c09","country_code":"LV","type":"education","lineage":["https://openalex.org/I201787326"]}],"countries":["LV"],"is_corresponding":true,"raw_author_name":"Gatis Valters","raw_affiliation_strings":["Faculty of Electronics and Telecommunications, Riga Technical University, Riga, Latvia","Faculty of Electronics and Telecommunications, Riga Technical University, Azenes iela 12, LV-1048, Latvia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electronics and Telecommunications, Riga Technical University, Riga, Latvia","institution_ids":["https://openalex.org/I201787326"]},{"raw_affiliation_string":"Faculty of Electronics and Telecommunications, Riga Technical University, Azenes iela 12, LV-1048, Latvia","institution_ids":["https://openalex.org/I201787326"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5001218400"],"corresponding_institution_ids":["https://openalex.org/I201787326"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modelsim","display_name":"ModelSim","score":0.8351421356201172},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8238552212715149},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7696559429168701},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.7048286199569702},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6649647355079651},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.6021794676780701},{"id":"https://openalex.org/keywords/rotation","display_name":"Rotation (mathematics)","score":0.5533480644226074},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5298813581466675},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.528255820274353},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38723039627075195},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3317260146141052},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3270456790924072},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2573440670967102},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17968416213989258},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07882311940193176}],"concepts":[{"id":"https://openalex.org/C2778571676","wikidata":"https://www.wikidata.org/wiki/Q3317826","display_name":"ModelSim","level":4,"score":0.8351421356201172},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8238552212715149},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7696559429168701},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.7048286199569702},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6649647355079651},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.6021794676780701},{"id":"https://openalex.org/C74050887","wikidata":"https://www.wikidata.org/wiki/Q848368","display_name":"Rotation (mathematics)","level":2,"score":0.5533480644226074},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5298813581466675},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.528255820274353},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38723039627075195},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3317260146141052},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3270456790924072},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2573440670967102},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17968416213989258},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07882311940193176},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/norchp.2011.6126742","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchp.2011.6126742","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 NORCHIP","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Quality Education","score":0.6800000071525574,"id":"https://metadata.un.org/sdg/4"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W32984871","https://openalex.org/W2081425299","https://openalex.org/W2083547532","https://openalex.org/W2098553259","https://openalex.org/W2102013235","https://openalex.org/W2102508984","https://openalex.org/W2111068780","https://openalex.org/W2131272022","https://openalex.org/W2142339702","https://openalex.org/W2148696860","https://openalex.org/W2435118373","https://openalex.org/W2534598047","https://openalex.org/W2540168510","https://openalex.org/W2542436710","https://openalex.org/W6601350942"],"related_works":["https://openalex.org/W2810194576","https://openalex.org/W2355127684","https://openalex.org/W2904030123","https://openalex.org/W3119693822","https://openalex.org/W2376722244","https://openalex.org/W4297665406","https://openalex.org/W2188712114","https://openalex.org/W2749962643","https://openalex.org/W2120290922","https://openalex.org/W2188510181"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,34,83],"Matlab/Simulink":[4,103],"GUI":[5],"based":[6,27,94],"tool":[7,32,68],"for":[8,48,64],"automated":[9],"FPGA":[10],"implementation":[11],"of":[12,37,80,85,90,111],"complex":[13],"Jacobi-like":[14],"Elementary":[15],"Generalized":[16],"Unitary":[17],"rotation":[18,28,91],"(EGU-rotation).":[19],"The":[20,30,42,67],"present":[21],"work":[22],"is":[23,46,93],"targeted":[24],"on":[25,95],"multiplier-adder":[26],"algorithm.":[29],"developed":[31],"supports":[33],"large":[35],"number":[36],"EGU-rotation":[38],"matrix":[39],"(EGURM)":[40],"faces.":[41],"Symbolic":[43],"Math":[44],"Toolbox":[45],"used":[47,58],"operations":[49],"with":[50],"formulas.":[51],"An":[52,100],"intensive":[53],"text":[54],"processing":[55],"has":[56],"been":[57],"to":[59,73],"get":[60],"elementary":[61],"expressions":[62],"suitable":[63],"HDL":[65,71],"coding.":[66],"uses":[69],"Simulink":[70],"coder":[72],"generate":[74],"implementable":[75],"VHDL":[76],"code.":[77],"Three":[78],"kinds":[79],"tests":[81],"and":[82,104],"comparison":[84],"results":[86],"are":[87],"used.":[88],"Estimation":[89],"quality":[92],"the":[96,109],"mean":[97],"square":[98],"error.":[99],"interaction":[101],"between":[102],"Altera":[105],"Quartus":[106],"II/ModelSim":[107],"involves":[108],"using":[110],"scripts.":[112]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}