{"id":"https://openalex.org/W2022652505","doi":"https://doi.org/10.1109/norchp.2011.6126740","title":"A GALS ASIC implementation from a CAL dataflow description","display_name":"A GALS ASIC implementation from a CAL dataflow description","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W2022652505","doi":"https://doi.org/10.1109/norchp.2011.6126740","mag":"2022652505"},"language":"en","primary_location":{"id":"doi:10.1109/norchp.2011.6126740","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchp.2011.6126740","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 NORCHIP","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111758289","display_name":"Hemanth Prabhu","orcid":null},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Hemanth Prabhu","raw_affiliation_strings":["Department of EIT, Lund University, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EIT, Lund University, Sweden","institution_ids":["https://openalex.org/I187531555"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019455370","display_name":"Sherine Thomas","orcid":null},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Sherine Thomas","raw_affiliation_strings":["Department of EIT, Lund University, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EIT, Lund University, Sweden","institution_ids":["https://openalex.org/I187531555"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104061156","display_name":"Joachim Rodrigues","orcid":null},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Joachim Rodrigues","raw_affiliation_strings":["Department of EIT, Lund University, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EIT, Lund University, Sweden","institution_ids":["https://openalex.org/I187531555"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057077480","display_name":"Thomas Olsson","orcid":"https://orcid.org/0000-0002-2933-1925"},"institutions":[{"id":"https://openalex.org/I1306339040","display_name":"Ericsson (Sweden)","ror":"https://ror.org/05a7rhx54","country_code":"SE","type":"company","lineage":["https://openalex.org/I1306339040"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Thomas Olsson","raw_affiliation_strings":["Ericsson Research Limited, Lund, Sweden",", Ericsson Research, Lund, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ericsson Research Limited, Lund, Sweden","institution_ids":["https://openalex.org/I1306339040"]},{"raw_affiliation_string":", Ericsson Research, Lund, Sweden","institution_ids":["https://openalex.org/I1306339040"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103047973","display_name":"Anders Carlsson","orcid":"https://orcid.org/0000-0003-3130-5504"},"institutions":[{"id":"https://openalex.org/I1306339040","display_name":"Ericsson (Sweden)","ror":"https://ror.org/05a7rhx54","country_code":"SE","type":"company","lineage":["https://openalex.org/I1306339040"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Anders Carlsson","raw_affiliation_strings":["Ericsson Research Limited, Lund, Sweden",", Ericsson Research, Lund, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ericsson Research Limited, Lund, Sweden","institution_ids":["https://openalex.org/I1306339040"]},{"raw_affiliation_string":", Ericsson Research, Lund, Sweden","institution_ids":["https://openalex.org/I1306339040"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5153,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.65942563,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.8617543578147888},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7620064616203308},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6893151998519897},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.592001736164093},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.590707004070282},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5867409110069275},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5380935072898865},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5322632193565369},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5266352295875549},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5074703097343445},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.49029067158699036},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4813419282436371},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.4700925350189209},{"id":"https://openalex.org/keywords/ansi-c","display_name":"ANSI C","score":0.4687846899032593},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.45390263199806213},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37322062253952026},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.29126763343811035},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13989123702049255}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.8617543578147888},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7620064616203308},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6893151998519897},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.592001736164093},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.590707004070282},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5867409110069275},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5380935072898865},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5322632193565369},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5266352295875549},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5074703097343445},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.49029067158699036},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4813419282436371},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.4700925350189209},{"id":"https://openalex.org/C158100120","wikidata":"https://www.wikidata.org/wiki/Q1931402","display_name":"ANSI C","level":3,"score":0.4687846899032593},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.45390263199806213},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37322062253952026},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.29126763343811035},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13989123702049255},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/norchp.2011.6126740","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchp.2011.6126740","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 NORCHIP","raw_type":"proceedings-article"},{"id":"pmh:oai:lup.lub.lu.se:7c969045-1d62-4d10-9b45-6044876fc3f6","is_oa":false,"landing_page_url":"https://lup.lub.lu.se/record/2798078","pdf_url":null,"source":{"id":"https://openalex.org/S4306400536","display_name":"Lund University Publications (Lund University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I187531555","host_organization_name":"Lund University","host_organization_lineage":["https://openalex.org/I187531555"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W202631676","https://openalex.org/W1849568040","https://openalex.org/W2029192160","https://openalex.org/W2030843004","https://openalex.org/W2037181413","https://openalex.org/W2097657663","https://openalex.org/W2119204729","https://openalex.org/W2132457452","https://openalex.org/W2162773063","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W2269990635","https://openalex.org/W2042762783","https://openalex.org/W2548514518","https://openalex.org/W2129913821","https://openalex.org/W3146054601","https://openalex.org/W2064115172","https://openalex.org/W1956832902","https://openalex.org/W2046679083","https://openalex.org/W2056509023"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"low":[3,55],"power":[4,56],"hardware":[5,27],"generation,":[6],"based":[7,99],"on":[8,43,100],"a":[9,19,70,89],"CAL":[10,16,33,51,116],"actor":[11],"language":[12,17],"dataflow":[13,117],"implementation.":[14,124],"The":[15,31,59],"gives":[18],"higher":[20,71],"level":[21,72],"of":[22,40,73],"abstraction":[23,74],"and":[24,28,62,81,118],"generate":[25],"both":[26],"software":[29],"description.":[30],"original":[32,50],"flow":[34,52],"is":[35,86,109],"targeted":[36],"for":[37,78,122],"hardware-software":[38,60],"co-design":[39,61],"complex":[41],"systems":[42],"FPGA.":[44],"Modifications":[45],"are":[46],"done":[47],"to":[48,53,112],"the":[49],"facilitate":[54],"ASIC":[57],"implementations.":[58],"Globally":[63],"Asynchronous":[64],"Locally":[65],"Synchronous":[66],"(GALS)":[67],"design":[68,83,120],"at":[69],"provides":[75],"more":[76],"freedom":[77],"design-space":[79],"exploration":[80],"reduced":[82,119],"time.":[84],"Performance":[85],"evaluated":[87],"by":[88],"reference":[90],"design,":[91],"Orthogonal":[92],"Frequency-Division":[93],"Multiplexing":[94],"(OFDM)":[95],"multi-standard":[96],"channel":[97],"estimator":[98],"robust":[101],"Minimum":[102],"Mean-Square":[103],"Error":[104],"(MMSE)":[105],"algorithm.":[106],"Higher":[107],"throughput":[108],"attained":[110],"due":[111],"inherent":[113],"parallelism":[114],"in":[115],"time":[121],"GALS":[123]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}