{"id":"https://openalex.org/W2092836090","doi":"https://doi.org/10.1109/norchp.2011.6126736","title":"Model-based rapid prototyping of multirate digital signal processing algorithms","display_name":"Model-based rapid prototyping of multirate digital signal processing algorithms","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W2092836090","doi":"https://doi.org/10.1109/norchp.2011.6126736","mag":"2092836090"},"language":"en","primary_location":{"id":"doi:10.1109/norchp.2011.6126736","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchp.2011.6126736","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 NORCHIP","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027243148","display_name":"Shahzad Ahmad Butt","orcid":"https://orcid.org/0000-0002-9747-221X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Shahzad Ahmad Butt","raw_affiliation_strings":["Electronics Department, Politecnico di Torino, Torino, Italy","[Electronics Department, Politecnico di Torino, Italy]"],"affiliations":[{"raw_affiliation_string":"Electronics Department, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"[Electronics Department, Politecnico di Torino, Italy]","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050365912","display_name":"Luciano Lavagno","orcid":"https://orcid.org/0000-0002-9762-6522"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luciano Lavagno","raw_affiliation_strings":["Electronics Department, Politecnico di Torino, Torino, Italy","[Electronics Department, Politecnico di Torino, Italy]"],"affiliations":[{"raw_affiliation_string":"Electronics Department, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"[Electronics Department, Politecnico di Torino, Italy]","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5027243148"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.5037,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66708027,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8146545886993408},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7668873071670532},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.678084671497345},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.594057559967041},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4905182719230652},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.46955516934394836},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.46681973338127136},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.46438679099082947},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44919630885124207},{"id":"https://openalex.org/keywords/software-prototyping","display_name":"Software prototyping","score":0.44313299655914307},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.42692136764526367},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.4213455617427826},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4188266694545746},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39823251962661743},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3213576674461365},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.26685553789138794},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2617427706718445},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.16268494725227356},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1470402181148529},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10249689221382141},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1023944616317749},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.09837323427200317},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.08476120233535767}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8146545886993408},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7668873071670532},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.678084671497345},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.594057559967041},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4905182719230652},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.46955516934394836},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.46681973338127136},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.46438679099082947},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44919630885124207},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.44313299655914307},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.42692136764526367},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.4213455617427826},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4188266694545746},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39823251962661743},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3213576674461365},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.26685553789138794},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2617427706718445},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.16268494725227356},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1470402181148529},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10249689221382141},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1023944616317749},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.09837323427200317},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.08476120233535767},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/norchp.2011.6126736","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchp.2011.6126736","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 NORCHIP","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1517872072","https://openalex.org/W1835995403","https://openalex.org/W2091158003","https://openalex.org/W2161294182","https://openalex.org/W2556917441"],"related_works":["https://openalex.org/W240386653","https://openalex.org/W2261160898","https://openalex.org/W2128779626","https://openalex.org/W2334805788","https://openalex.org/W2463211945","https://openalex.org/W2388393830","https://openalex.org/W2030832065","https://openalex.org/W4234170736","https://openalex.org/W2147481850","https://openalex.org/W1955206347"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3,57],"present":[4],"a":[5,26,31],"design":[6,74],"methodology":[7],"that":[8],"can":[9],"be":[10],"used":[11],"for":[12,49],"rapid":[13],"prototyping":[14,51],"and":[15,35,46,52,62],"implementation":[16,60],"of":[17,30],"multi-rate":[18],"digital":[19,32],"signal":[20],"processing":[21],"algorithms.":[22],"We":[23],"start":[24],"from":[25,70],"verified":[27],"Simulink":[28],"model":[29,39,72],"down":[33],"convertor":[34],"then":[36],"proceed":[37],"through":[38],"refinement,":[40],"code":[41],"generation,":[42],"block":[43],"interface":[44],"definition":[45],"synthesis":[47],"steps":[48],"FPGA":[50,59],"implementation.":[53],"At":[54],"the":[55,67],"end":[56],"report":[58],"results":[61,65,68],"compare":[63],"these":[64],"with":[66],"obtained":[69],"another":[71],"based":[73],"tool,":[75],"namely":[76],"HDL":[77],"Coder.":[78]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}