{"id":"https://openalex.org/W2990881585","doi":"https://doi.org/10.1109/norchip.2019.8906975","title":"Instruction Extension of a RISC-V Processor Modeled with IP-XACT","display_name":"Instruction Extension of a RISC-V Processor Modeled with IP-XACT","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W2990881585","doi":"https://doi.org/10.1109/norchip.2019.8906975","mag":"2990881585"},"language":"en","primary_location":{"id":"doi:10.1109/norchip.2019.8906975","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2019.8906975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049599455","display_name":"Saman Payvar","orcid":"https://orcid.org/0000-0002-2260-7941"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]},{"id":"https://openalex.org/I150589677","display_name":"Tampere University of Applied Sciences","ror":"https://ror.org/00bwtjf83","country_code":"FI","type":"education","lineage":["https://openalex.org/I150589677"]},{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"Saman Payvar","raw_affiliation_strings":["Computing Sciences, Tampere University,Tampere,Finland","Computing Sciences, Tampere University, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Computing Sciences, Tampere University,Tampere,Finland","institution_ids":["https://openalex.org/I4210133110","https://openalex.org/I150589677"]},{"raw_affiliation_string":"Computing Sciences, Tampere University, Tampere, Finland","institution_ids":["https://openalex.org/I166825849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012393246","display_name":"Esko Pekkarinen","orcid":"https://orcid.org/0000-0002-4579-5025"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]},{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]},{"id":"https://openalex.org/I150589677","display_name":"Tampere University of Applied Sciences","ror":"https://ror.org/00bwtjf83","country_code":"FI","type":"education","lineage":["https://openalex.org/I150589677"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Esko Pekkarinen","raw_affiliation_strings":["Computing Sciences, Tampere University,Tampere,Finland","Computing Sciences, Tampere University, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Computing Sciences, Tampere University,Tampere,Finland","institution_ids":["https://openalex.org/I4210133110","https://openalex.org/I150589677"]},{"raw_affiliation_string":"Computing Sciences, Tampere University, Tampere, Finland","institution_ids":["https://openalex.org/I166825849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014900063","display_name":"Rafael Stahl","orcid":"https://orcid.org/0000-0002-6824-7638"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rafael Stahl","raw_affiliation_strings":["Chair of Electronic Design Automation, Technical University of Munich,Munich,Germany","Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Electronic Design Automation, Technical University of Munich,Munich,Germany","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011419637","display_name":"Daniel Mueller-Gritschneder","orcid":"https://orcid.org/0000-0003-0903-631X"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Daniel Mueller-Gritschneder","raw_affiliation_strings":["Chair of Electronic Design Automation, Technical University of Munich,Munich,Germany","Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Electronic Design Automation, Technical University of Munich,Munich,Germany","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102937415","display_name":"Timo D. H\u00e4m\u00e4l\u00e4inen","orcid":"https://orcid.org/0000-0002-7867-0800"},"institutions":[{"id":"https://openalex.org/I150589677","display_name":"Tampere University of Applied Sciences","ror":"https://ror.org/00bwtjf83","country_code":"FI","type":"education","lineage":["https://openalex.org/I150589677"]},{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]},{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Timo D. H\u00e4m\u00e4l\u00e4inen","raw_affiliation_strings":["Computing Sciences, Tampere University,Tampere,Finland","Computing Sciences, Tampere University, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Computing Sciences, Tampere University,Tampere,Finland","institution_ids":["https://openalex.org/I4210133110","https://openalex.org/I150589677"]},{"raw_affiliation_string":"Computing Sciences, Tampere University, Tampere, Finland","institution_ids":["https://openalex.org/I166825849"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5049599455"],"corresponding_institution_ids":["https://openalex.org/I150589677","https://openalex.org/I166825849","https://openalex.org/I4210133110"],"apc_list":null,"apc_paid":null,"fwci":0.7223,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.69788677,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7520321011543274},{"id":"https://openalex.org/keywords/extension","display_name":"Extension (predicate logic)","score":0.6541237831115723},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5694430470466614},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5615691542625427},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5401896238327026},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.44753220677375793},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4464600682258606},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2942641079425812}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7520321011543274},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.6541237831115723},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5694430470466614},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5615691542625427},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5401896238327026},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.44753220677375793},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4464600682258606},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2942641079425812}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/norchip.2019.8906975","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2019.8906975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1925472735","https://openalex.org/W2019344485","https://openalex.org/W2025149041","https://openalex.org/W2048275941","https://openalex.org/W2052551032","https://openalex.org/W2602454555","https://openalex.org/W2610679116","https://openalex.org/W2792118436","https://openalex.org/W2897191751","https://openalex.org/W2946705112","https://openalex.org/W2964080840","https://openalex.org/W4242800674"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W122453572","https://openalex.org/W4200599950","https://openalex.org/W4310584696","https://openalex.org/W4385730960","https://openalex.org/W4237840813","https://openalex.org/W1980898636","https://openalex.org/W2045325972","https://openalex.org/W2141090099"],"abstract_inverted_index":{"Short":[0],"time-to-market":[1],"and":[2,44,98,111,121,158,188],"cost":[3,49],"consideration":[4],"of":[5,10,50,61,129,136],"hardware":[6,65,182],"design":[7,32,138,189],"promotes":[8],"reuse":[9],"ever":[11],"more":[12,51],"complex":[13,52],"intellectual":[14],"property":[15],"even":[16],"up":[17],"to":[18,125,150,160,167,178],"processors.":[19],"In":[20,172],"processor":[21,81,109],"design,":[22],"the":[23,48,88,101,127,137,151,176],"instruction":[24,57,75,102,119,149],"set":[25,103],"architecture":[26],"(ISA)":[27],"selection":[28],"is":[29],"a":[30,55,59,79,147,156],"major":[31],"decision":[33],"driven":[34],"largely":[35],"by":[36,90],"application":[37],"requirements.":[38],"Extendable":[39],"ISAs":[40],"enable":[41],"application-specific":[42],"adjustments":[43],"improved":[45,186],"performance":[46,114,122],"at":[47],"design.":[53],"Adding":[54],"custom":[56],"introduces":[58],"choice":[60],"either":[62],"utilizing":[63],"existing":[64],"or":[66],"adding":[67,91,130,146,180],"new":[68,148],"dedicated":[69,131,181],"hardware.":[70,132],"This":[71,154],"work":[72,144],"presents":[73],"an":[74,107],"extension":[76],"flow":[77,139],"for":[78,145,185],"RISC-V":[80,152],"core":[82],"modeled":[83],"in":[84,100,115,183],"IP-XACT.":[85],"We":[86],"demonstrate":[87],"workflow":[89,177],"three":[92],"bit":[93],"manipulation":[94],"instructions":[95,169],"\u201cpopcnt\u201d,":[96],"\u201cparity\u201d":[97],"\u201cbswap\u201d":[99],"that":[104,163],"executes":[105],"on":[106],"extended":[108,166],"platform":[110],"evaluate":[112,126],"their":[113],"simulation.":[116],"The":[117,133],"simulated":[118],"count":[120],"are":[123],"used":[124],"benefit":[128],"effort":[134],"analysis":[135],"shows":[140],"approximately":[141],"110":[142],"minutes":[143],"core.":[153],"suggests":[155],"straightforward":[157],"easy":[159],"follow":[161],"approach":[162],"can":[164],"be":[165],"other":[168],"as":[170],"well.":[171],"addition,":[173],"we":[174],"propose":[175],"cover":[179],"IP-XACT":[184],"re-usability":[187],"consistency.":[190]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}