{"id":"https://openalex.org/W2903757591","doi":"https://doi.org/10.1109/norchip.2018.8573492","title":"Design and Implementation of 2D IDCT/IDST-Specific Accelerator on Heterogeneous Multicore Architecture","display_name":"Design and Implementation of 2D IDCT/IDST-Specific Accelerator on Heterogeneous Multicore Architecture","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2903757591","doi":"https://doi.org/10.1109/norchip.2018.8573492","mag":"2903757591"},"language":"en","primary_location":{"id":"doi:10.1109/norchip.2018.8573492","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2018.8573492","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059837627","display_name":"Mohammad Ali Pourabed","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Mohammad Ali Pourabed","raw_affiliation_strings":["Laboratory of Electronics and Communications Engineering, Tampere University of Technology P.O.Box 553, Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory of Electronics and Communications Engineering, Tampere University of Technology P.O.Box 553, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072516473","display_name":"Sajjad Nouri","orcid":"https://orcid.org/0000-0002-5925-3681"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Sajjad Nouri","raw_affiliation_strings":["Laboratory of Electronics and Communications Engineering, Tampere University of Technology P.O.Box 553, Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory of Electronics and Communications Engineering, Tampere University of Technology P.O.Box 553, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035297149","display_name":"Jari Nurmi","orcid":"https://orcid.org/0000-0003-2169-4606"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Jari Nurmi","raw_affiliation_strings":["Laboratory of Electronics and Communications Engineering, Tampere University of Technology P.O.Box 553, Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory of Electronics and Communications Engineering, Tampere University of Technology P.O.Box 553, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210133110"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15123859,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13579","display_name":"Image and Video Stabilization","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7767828702926636},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.6086027026176453},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4551212787628174},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4186785817146301},{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"Discrete cosine transform","score":0.41171523928642273},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40152281522750854},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35700953006744385},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.3320100009441376},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07256144285202026}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7767828702926636},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.6086027026176453},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4551212787628174},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4186785817146301},{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.41171523928642273},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40152281522750854},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35700953006744385},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3320100009441376},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07256144285202026},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/norchip.2018.8573492","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2018.8573492","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W7324480","https://openalex.org/W1562276579","https://openalex.org/W1965115854","https://openalex.org/W2048293482","https://openalex.org/W2057274491","https://openalex.org/W2084086197","https://openalex.org/W2089133289","https://openalex.org/W2089203444","https://openalex.org/W2108400296","https://openalex.org/W2165322679","https://openalex.org/W2514036422","https://openalex.org/W2529191613","https://openalex.org/W2534527166","https://openalex.org/W2614808262","https://openalex.org/W2758753160","https://openalex.org/W2772726042","https://openalex.org/W3184755664"],"related_works":["https://openalex.org/W1916685473","https://openalex.org/W2055682261","https://openalex.org/W2186390138","https://openalex.org/W1993363272","https://openalex.org/W2060035984","https://openalex.org/W2790129917","https://openalex.org/W2992856432","https://openalex.org/W2100638064","https://openalex.org/W2362169398","https://openalex.org/W2139353707"],"abstract_inverted_index":{"The":[0,48,70,109,147,176,254],"paper":[1],"talks":[2],"about":[3],"how":[4],"to":[5,130,196,229],"implement":[6],"different":[7],"sizes":[8],"of":[9,64,72,106,125,134,145,215,225,261,266],"Inverse":[10,18],"Discrete":[11,19],"Cosine":[12],"Transform":[13],"(IDCT)":[14],"as":[15,17,39,120,122,138,140,180,182],"well":[16,121,139,181],"Sine":[20],"transform":[21],"(IDST)":[22],"that":[23,57,97,149,153],"are":[24,88,174,193],"dedicated":[25],"on":[26,43,186,188,247,273],"High":[27],"Efficiency":[28],"Video":[29],"Coding":[30],"(HEVC)":[31],"standard":[32],"through":[33],"employing":[34],"Coarse-Grained":[35],"Reconfigurable":[36],"Arrays":[37],"(CGRAs)":[38],"a":[40,55,91,95,104,230,264],"template-based":[41,79],"accelerators":[42,53,74],"Heterogeneous":[44],"Accelerator-Rich":[45],"Platform":[46],"(HARP).":[47],"proposal":[49,258],"designs":[50],"multi-purpose":[51],"IDCT/IDST-based":[52],"in":[54,90,163],"manner":[56,93],"the":[58,73,112,116,123,126,131,170,213,244,248,257],"final":[59],"architecture":[60,255],"is":[61,75,98,259],"made":[62,137],"up":[63],"4-point":[65,154,157,203],"IDST":[66,158],"and":[67,156,190,199,205,238],"4/8-point":[68],"IDCT.":[69],"designing":[71],"done":[76],"by":[77,103],"creating":[78],"CGRA":[80],"devices":[81],"at":[82,221,270],"various":[83],"dimensions":[84],"after":[85],"which":[86],"they":[87],"arranged":[89],"sequential":[92],"over":[94],"structure":[96],"Network-on-Chip":[99],"(NoC)":[100],"based":[101],"accompanied":[102],"number":[105,133],"RISC":[107],"cores.":[108],"research":[110],"records":[111],"IDCT/IDST-specific":[113],"accelerator":[114],"performance,":[115,119],"entire":[117],"platform's":[118],"traffic":[124],"NoC":[127],"with":[128],"regard":[129],"total":[132,177],"clock":[135,165,171],"cycles":[136,172],"several":[141],"other":[142],"high-level":[143],"metrics":[144],"performance.":[146],"experiments":[148],"were":[150],"conducted":[151],"found":[152],"IDCT":[155],"can":[159],"be":[160],"totally":[161],"implemented":[162],"56":[164],"cycles.":[166],"For":[167],"8-point":[168,209],"IDCT,":[169,210],"required":[173],"64.":[175],"power":[178],"dissipation,":[179],"energy":[183],"consumption":[184],"centred":[185],"information":[187],"routing":[189],"post":[191],"placement,":[192],"all":[194],"equal":[195],"4.03":[197],"mW":[198],"1.76":[200],"\u03bcJ":[201,207],"for":[202,208,243],"IDCT/IDST":[204],"3.06":[206],"respectively.":[211],"Furthermore,":[212],"use":[214],"256":[216],"instantiated":[217],"Processing":[218],"Elements":[219],"(PEs)":[220],"an":[222],"operating":[223],"frequency":[224],"200.0":[226],"MHz":[227],"results":[228],"51.2":[231],"Giga":[232],"Operations":[233],"Per":[234],"Second":[235],"(GOPS)":[236],"performance":[237],"0.012":[239],"GOPS/mW":[240],"architectural":[241],"constant":[242],"HARP":[245],"model":[246],"28":[249],"nm":[250],"Altera":[251],"Stratix-V":[252],"chip.":[253],"under":[256],"capable":[260],"fully":[262],"sustaining":[263],"format":[265],"Full":[267],"HD":[268],"1080P":[269],"30":[271],"fps":[272],"FPGA.":[274]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}