{"id":"https://openalex.org/W2903932866","doi":"https://doi.org/10.1109/norchip.2018.8573453","title":"Master-Clone Placement with Individual Clock Tree Implementation \u2013 a Case on Physical Chip Design","display_name":"Master-Clone Placement with Individual Clock Tree Implementation \u2013 a Case on Physical Chip Design","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2903932866","doi":"https://doi.org/10.1109/norchip.2018.8573453","mag":"2903932866"},"language":"en","primary_location":{"id":"doi:10.1109/norchip.2018.8573453","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2018.8573453","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041968870","display_name":"Oliver Schrape","orcid":"https://orcid.org/0000-0002-3513-3239"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Oliver Schrape","raw_affiliation_strings":["IHP, Im Technologiepark 25, Frankfurt (Oder), Germany"],"affiliations":[{"raw_affiliation_string":"IHP, Im Technologiepark 25, Frankfurt (Oder), Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108585438","display_name":"Alexey Balashov","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alexey Balashov","raw_affiliation_strings":["IHP, Im Technologiepark 25, Frankfurt (Oder), Germany"],"affiliations":[{"raw_affiliation_string":"IHP, Im Technologiepark 25, Frankfurt (Oder), Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045464104","display_name":"Aleksandar Simevski","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Aleksandar Simevski","raw_affiliation_strings":["IHP, Im Technologiepark 25, Frankfurt (Oder), Germany"],"affiliations":[{"raw_affiliation_string":"IHP, Im Technologiepark 25, Frankfurt (Oder), Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009431954","display_name":"Carlos Benito","orcid":"https://orcid.org/0000-0001-8085-4337"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Carlos Benito","raw_affiliation_strings":["Arquimea Deutschland GmbH, Im Technologiepark 1, Frankfurt (Oder), Germany"],"affiliations":[{"raw_affiliation_string":"Arquimea Deutschland GmbH, Im Technologiepark 1, Frankfurt (Oder), Germany","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004959402","display_name":"Milo\u0161 Krsti\u0107","orcid":"https://orcid.org/0000-0003-0267-0203"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Milos Krstic","raw_affiliation_strings":["IHP, Im Technologiepark 25, Frankfurt (Oder), Germany"],"affiliations":[{"raw_affiliation_string":"IHP, Im Technologiepark 25, Frankfurt (Oder), Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5041968870"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1288,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.50626077,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6649347543716431},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6613301634788513},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5743425488471985},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.54615718126297},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4936288595199585},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.48351743817329407},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4453132748603821},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.439840167760849},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.4152049422264099},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41276198625564575},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3374508023262024},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.1725705862045288},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14522945880889893}],"concepts":[{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6649347543716431},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6613301634788513},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5743425488471985},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.54615718126297},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4936288595199585},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.48351743817329407},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4453132748603821},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.439840167760849},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.4152049422264099},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41276198625564575},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3374508023262024},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.1725705862045288},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14522945880889893},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/norchip.2018.8573453","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2018.8573453","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6200000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1567490303","https://openalex.org/W1582019256","https://openalex.org/W2086775835","https://openalex.org/W2115753002","https://openalex.org/W2410900624","https://openalex.org/W2498583798","https://openalex.org/W2909194634"],"related_works":["https://openalex.org/W2153096481","https://openalex.org/W2148616436","https://openalex.org/W2102525122","https://openalex.org/W4245282135","https://openalex.org/W4306316843","https://openalex.org/W2130594209","https://openalex.org/W2036953450","https://openalex.org/W4300955944","https://openalex.org/W2170004886","https://openalex.org/W2527822502"],"abstract_inverted_index":{"A":[0],"hybrid":[1],"design":[2,9],"approach":[3],"of":[4,63],"the":[5,52,64,71],"hierarchical":[6],"physical":[7],"implementation":[8],"flow":[10,23],"is":[11,90,108,119],"presented":[12],"and":[13,38,49,55,95,113],"demonstrated":[14],"on":[15,83],"a":[16,122],"fault-tolerant":[17],"low-power":[18,106,123],"multiprocessor":[19],"system.":[20],"The":[21,42,88,105],"proposed":[22],"allows":[24],"to":[25],"implement":[26],"selected":[27],"submodules":[28],"in":[29,121],"parallel":[30],"with":[31,97],"contrary":[32],"requirements":[33],"such":[34],"as":[35],"identical":[36],"placement":[37],"individual":[39],"block":[40,80],"implementation.":[41],"overall":[43],"system":[44],"contains":[45],"four":[46],"Leon2":[47],"cores":[48],"communicates":[50],"via":[51],"Waterbear":[53],"framework":[54],"supports":[56],"Adaptive":[57],"Voltage":[58],"Scaling":[59],"(AVS)":[60],"functionality.":[61],"Three":[62],"processor":[65],"core":[66,75],"variants":[67],"are":[68],"derived":[69],"from":[70],"first":[72],"baseline":[73],"reference":[74],"but":[76],"implemented":[77],"individually":[78],"at":[79],"level":[81],"based":[82],"their":[84],"clock":[85,114],"tree":[86],"specification.":[87],"chip":[89],"prepared":[91],"for":[92,102],"space":[93],"applications":[94],"designed":[96],"triple":[98],"modular":[99],"redundancy":[100],"(TMR)":[101],"control":[103],"parts.":[104],"performance":[107],"enabled":[109],"by":[110],"contemporary":[111],"power":[112],"management":[115],"control.":[116],"An":[117],"ASIC":[118],"fabricated":[120],"0.13":[124],"\u03bcm":[125],"BiCMOS":[126],"technology":[127],"process":[128],"node.":[129]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}