{"id":"https://openalex.org/W2775173719","doi":"https://doi.org/10.1109/norchip.2017.8124967","title":"Towards software performance estimation based on register-transfer level descriptions","display_name":"Towards software performance estimation based on register-transfer level descriptions","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2775173719","doi":"https://doi.org/10.1109/norchip.2017.8124967","mag":"2775173719"},"language":"en","primary_location":{"id":"doi:10.1109/norchip.2017.8124967","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2017.8124967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017655531","display_name":"Henning Puttnies","orcid":"https://orcid.org/0000-0001-9301-8792"},"institutions":[{"id":"https://openalex.org/I4665924","display_name":"University of Rostock","ror":"https://ror.org/03zdwsf69","country_code":"DE","type":"education","lineage":["https://openalex.org/I4665924"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Henning Puttnies","raw_affiliation_strings":["University of Rostock, Applied Microelectronics and Computer Engineering, Rostock, Germany"],"affiliations":[{"raw_affiliation_string":"University of Rostock, Applied Microelectronics and Computer Engineering, Rostock, Germany","institution_ids":["https://openalex.org/I4665924"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019154355","display_name":"Christoph Niemann","orcid":"https://orcid.org/0000-0001-9371-1087"},"institutions":[{"id":"https://openalex.org/I4665924","display_name":"University of Rostock","ror":"https://ror.org/03zdwsf69","country_code":"DE","type":"education","lineage":["https://openalex.org/I4665924"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christoph Niemann","raw_affiliation_strings":["University of Rostock, Applied Microelectronics and Computer Engineering, Rostock, Germany"],"affiliations":[{"raw_affiliation_string":"University of Rostock, Applied Microelectronics and Computer Engineering, Rostock, Germany","institution_ids":["https://openalex.org/I4665924"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029236826","display_name":"Sascha Rohde","orcid":null},"institutions":[{"id":"https://openalex.org/I4665924","display_name":"University of Rostock","ror":"https://ror.org/03zdwsf69","country_code":"DE","type":"education","lineage":["https://openalex.org/I4665924"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sascha Rohde","raw_affiliation_strings":["University of Rostock, Applied Microelectronics and Computer Engineering, Rostock, Germany"],"affiliations":[{"raw_affiliation_string":"University of Rostock, Applied Microelectronics and Computer Engineering, Rostock, Germany","institution_ids":["https://openalex.org/I4665924"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103173327","display_name":"Dirk Timmermann","orcid":"https://orcid.org/0000-0001-9267-9695"},"institutions":[{"id":"https://openalex.org/I4665924","display_name":"University of Rostock","ror":"https://ror.org/03zdwsf69","country_code":"DE","type":"education","lineage":["https://openalex.org/I4665924"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Dirk Timmermann","raw_affiliation_strings":["University of Rostock, Applied Microelectronics and Computer Engineering, Rostock, Germany"],"affiliations":[{"raw_affiliation_string":"University of Rostock, Applied Microelectronics and Computer Engineering, Rostock, Germany","institution_ids":["https://openalex.org/I4665924"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086536649","display_name":"J. Schacht","orcid":"https://orcid.org/0000-0002-1053-5039"},"institutions":[{"id":"https://openalex.org/I4210116617","display_name":"Max Planck Institute for Plasma Physics - Greifswald","ror":"https://ror.org/029rhq550","country_code":"DE","type":"facility","lineage":["https://openalex.org/I149899117","https://openalex.org/I4210116617","https://openalex.org/I4210139716"]},{"id":"https://openalex.org/I4210111736","display_name":"Czech Academy of Sciences, Institute of Plasma Physics","ror":"https://ror.org/01h494015","country_code":"CZ","type":"facility","lineage":["https://openalex.org/I202391551","https://openalex.org/I4210111736"]}],"countries":["CZ","DE"],"is_corresponding":false,"raw_author_name":"Jorg Schacht","raw_affiliation_strings":["Max Planck Institute of Plasma Physics, Greifswald"],"affiliations":[{"raw_affiliation_string":"Max Planck Institute of Plasma Physics, Greifswald","institution_ids":["https://openalex.org/I4210116617","https://openalex.org/I4210111736"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5017655531"],"corresponding_institution_ids":["https://openalex.org/I4665924"],"apc_list":null,"apc_paid":null,"fwci":0.2316,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.54914161,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8445608019828796},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8384900093078613},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6756876707077026},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.566577136516571},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5655196905136108},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.49416545033454895},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.49295616149902344},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.465999960899353},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4407047927379608},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4129977822303772},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2746347188949585},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2384914755821228},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.14549720287322998},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.1224668025970459},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09009930491447449}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8445608019828796},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8384900093078613},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6756876707077026},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.566577136516571},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5655196905136108},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.49416545033454895},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.49295616149902344},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.465999960899353},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4407047927379608},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4129977822303772},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2746347188949585},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2384914755821228},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.14549720287322998},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.1224668025970459},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09009930491447449}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/norchip.2017.8124967","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2017.8124967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:escidoc.org:escidoc:2555728","is_oa":false,"landing_page_url":"http://hdl.handle.net/21.11116/0000-0000-BC12-8","pdf_url":null,"source":{"id":"https://openalex.org/S7407052962","display_name":"Max Planck Digital Library","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1554845651","https://openalex.org/W2012999037","https://openalex.org/W2064115172","https://openalex.org/W2074558871","https://openalex.org/W2138209363","https://openalex.org/W2151925011","https://openalex.org/W2162385899","https://openalex.org/W2164664905","https://openalex.org/W2175179584","https://openalex.org/W2577124248","https://openalex.org/W4249472430"],"related_works":["https://openalex.org/W2790192245","https://openalex.org/W3206586607","https://openalex.org/W1996984607","https://openalex.org/W2159088510","https://openalex.org/W2548514518","https://openalex.org/W2170029576","https://openalex.org/W2059569687","https://openalex.org/W2975035977","https://openalex.org/W2146455550","https://openalex.org/W2579932084"],"abstract_inverted_index":{"The":[0],"concept":[1,20],"of":[2,12,33,40,61,70,82,105,119,156],"hardware-software":[3],"codesign":[4],"allows":[5],"to":[6,47,102,147],"cope":[7],"with":[8,56],"the":[9,30,49,62,89,96,111,115,149,152,163],"increasing":[10],"complexity":[11],"very":[13],"large":[14],"scale":[15],"integration":[16],"(VLSI)":[17],"systems.":[18],"This":[19],"is":[21,85,135,159],"based":[22,122,137],"on":[23,123,138,162],"design":[24,34,171],"space":[25],"exploration":[26],"(DSE),":[27],"which":[28,166],"means":[29],"systematic":[31],"altering":[32],"parameters":[35],"(e.g.,":[36,59],"parallelization,":[37],"serialisation,":[38],"implementation":[39],"a":[41,76,120,157],"functionality":[42,121,158],"in":[43,129],"software":[44,116,153],"or":[45],"hardware)":[46],"improve":[48],"final":[50],"design.":[51],"Existing":[52],"DSE":[53],"approaches":[54],"work":[55],"high-level":[57],"descriptions":[58],"SystemC)":[60],"functionality.":[63],"However,":[64],"if":[65],"existing":[66],"systems":[67],"(or":[68],"submodules":[69],"those)":[71],"shall":[72],"be":[73,93],"reused,":[74],"only":[75],"synthesizable":[77],"register-transfer":[78],"level":[79],"(RTL)":[80],"description":[81],"these":[83],"functionalities":[84],"necessarily":[86],"given.":[87],"Consequently,":[88],"RTL":[90,125,139],"modules":[91],"cannot":[92],"considered":[94],"during":[95],"DSE.":[97],"We":[98,127],"propose":[99,144],"an":[100,130],"approach":[101],"this":[103,133],"problem":[104,150],"reasonable":[106],"practical":[107],"relevance.":[108],"To":[109],"conduct":[110],"DSE,":[112],"we":[113,143],"estimate":[114],"execution":[117,154],"time":[118,155],"its":[124],"description.":[126],"show":[128],"evaluation":[131],"that":[132,151],"estimation":[134],"possible":[136],"code.":[140],"In":[141],"addition,":[142],"several":[145],"suggestions":[146],"mitigate":[148],"highly":[160],"dependent":[161],"input":[164],"data,":[165],"are":[167],"often":[168],"unknown":[169],"at":[170],"time.":[172]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}