{"id":"https://openalex.org/W2774303688","doi":"https://doi.org/10.1109/norchip.2017.8124945","title":"High-level synthesis for reduction of WCET in real-time systems","display_name":"High-level synthesis for reduction of WCET in real-time systems","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2774303688","doi":"https://doi.org/10.1109/norchip.2017.8124945","mag":"2774303688"},"language":"en","primary_location":{"id":"doi:10.1109/norchip.2017.8124945","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2017.8124945","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://orbit.dtu.dk/en/publications/faab1ebc-7299-4cc3-aba9-dbd1335f5f60","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006377261","display_name":"Andreas Toftegaard Kristensen","orcid":"https://orcid.org/0000-0002-6421-9234"},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Andreas Toftegaard Kristensen","raw_affiliation_strings":["Department of Applied Mathematics and Computer Science, Technical University of Denmark, Kgs Lyngby"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Applied Mathematics and Computer Science, Technical University of Denmark, Kgs Lyngby","institution_ids":["https://openalex.org/I96673099"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033388505","display_name":"Luca Pezzarossa","orcid":"https://orcid.org/0000-0002-0863-2526"},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Luca Pezzarossa","raw_affiliation_strings":["Department of Applied Mathematics and Computer Science, Technical University of Denmark, Kgs Lyngby"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Applied Mathematics and Computer Science, Technical University of Denmark, Kgs Lyngby","institution_ids":["https://openalex.org/I96673099"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055051850","display_name":"Jens Spars\u00f8","orcid":"https://orcid.org/0000-0002-0961-9438"},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Jens Sparso","raw_affiliation_strings":["Department of Applied Mathematics and Computer Science, Technical University of Denmark, Kgs Lyngby"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Applied Mathematics and Computer Science, Technical University of Denmark, Kgs Lyngby","institution_ids":["https://openalex.org/I96673099"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I96673099"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19246717,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"128","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8593884110450745},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7088925838470459},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6407675743103027},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.624904215335846},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5517449975013733},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.529862105846405},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4652593731880188},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.45456555485725403},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43944403529167175},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15733638405799866},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.08213773369789124}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8593884110450745},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7088925838470459},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6407675743103027},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.624904215335846},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5517449975013733},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.529862105846405},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4652593731880188},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.45456555485725403},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43944403529167175},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15733638405799866},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.08213773369789124},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/norchip.2017.8124945","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2017.8124945","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:publications/faab1ebc-7299-4cc3-aba9-dbd1335f5f60","is_oa":true,"landing_page_url":"https://orbit.dtu.dk/en/publications/faab1ebc-7299-4cc3-aba9-dbd1335f5f60","pdf_url":null,"source":{"id":"https://openalex.org/S4306400705","display_name":"Technical University of Denmark, DTU Orbit (Technical University of Denmark, DTU)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I96673099","host_organization_name":"Technical University of Denmark","host_organization_lineage":["https://openalex.org/I96673099"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Kristensen , A T , Pezzarossa , L &amp; Spars\u00f8 , J 2017 , High-level synthesis for reduction of WCET in real-time systems . in Proceedings of the 2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC) . IEEE , pp. 1-6 , 2017 IEEE Nordic Circuits and Systems Conference , Link\u00f6ping , Sweden , 23/10/2017 . https://doi.org/10.1109/NORCHIP.2017.8124945","raw_type":"contributionToPeriodical"}],"best_oa_location":{"id":"pmh:oai:pure.atira.dk:publications/faab1ebc-7299-4cc3-aba9-dbd1335f5f60","is_oa":true,"landing_page_url":"https://orbit.dtu.dk/en/publications/faab1ebc-7299-4cc3-aba9-dbd1335f5f60","pdf_url":null,"source":{"id":"https://openalex.org/S4306400705","display_name":"Technical University of Denmark, DTU Orbit (Technical University of Denmark, DTU)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I96673099","host_organization_name":"Technical University of Denmark","host_organization_lineage":["https://openalex.org/I96673099"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Kristensen , A T , Pezzarossa , L &amp; Spars\u00f8 , J 2017 , High-level synthesis for reduction of WCET in real-time systems . in Proceedings of the 2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC) . IEEE , pp. 1-6 , 2017 IEEE Nordic Circuits and Systems Conference , Link\u00f6ping , Sweden , 23/10/2017 . https://doi.org/10.1109/NORCHIP.2017.8124945","raw_type":"contributionToPeriodical"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W110640738","https://openalex.org/W115402818","https://openalex.org/W1974962040","https://openalex.org/W1978054178","https://openalex.org/W2018055497","https://openalex.org/W2056223983","https://openalex.org/W2076089313","https://openalex.org/W2094756095","https://openalex.org/W2096886929","https://openalex.org/W2151350425","https://openalex.org/W2156499539","https://openalex.org/W2159764820","https://openalex.org/W2163962121","https://openalex.org/W2343695530","https://openalex.org/W2465210354","https://openalex.org/W2482246557","https://openalex.org/W2577141201","https://openalex.org/W3177522661","https://openalex.org/W4234612387","https://openalex.org/W4285719527","https://openalex.org/W6604425756","https://openalex.org/W6731783927"],"related_works":["https://openalex.org/W2378211422","https://openalex.org/W4321353415","https://openalex.org/W2745001401","https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2130974462","https://openalex.org/W2144453115","https://openalex.org/W2028665553","https://openalex.org/W2612099726","https://openalex.org/W2160632767"],"abstract_inverted_index":{"The":[0,165,197,220],"increasing":[1],"design":[2,167,198],"complexity":[3],"of":[4,14,102,121,149,152,193,228],"systems-on-chip":[5],"(SoCs)":[6],"requires":[7],"designers":[8,26],"to":[9,27,40,82,95,173],"work":[10],"at":[11],"higher":[12],"levels":[13],"abstraction.":[15],"High-level":[16],"synthesis":[17,49],"(HLS)":[18],"is":[19,57,79,115,171,188,200,224],"one":[20],"approach":[21],"towards":[22],"this.":[23],"It":[24],"allows":[25],"synthesize":[28],"hardware":[29,65,97,130,175,186],"directly":[30],"from":[31,129,137,177,207],"code":[32,87],"written":[33],"in":[34,108],"a":[35,89,122,138,158,215,226],"high-level":[36,85,166],"programming":[37],"language":[38,86],"and":[39,54,150,180,212,230],"more":[41],"quickly":[42],"explore":[43],"alternative":[44],"implementations":[45,66],"by":[46],"re-running":[47],"the":[48,72,84,103,109,116,142,147,181,184,191,194,204,208],"with":[50],"different":[51,64],"optimization":[52],"parameters":[53],"pragmas.":[55],"HLS":[56,78,91,156],"particularly":[58],"interesting":[59],"for":[60,162],"FPGA":[61],"circuits,":[62],"where":[63],"can":[67,92],"easily":[68],"be":[69,93],"loaded":[70],"into":[71,157],"target":[73],"device.":[74],"Another":[75],"perspective":[76],"on":[77,88,141,214],"performance.":[80],"Compared":[81],"executing":[83],"processor,":[90],"used":[94,172],"create":[96],"that":[98,124],"accelerates":[99],"critical":[100],"parts":[101],"code.":[104,196],"When":[105],"discussing":[106],"performance":[107],"context":[110],"or":[111],"real-time":[112,163],"systems,":[113],"it":[114,133],"worst-case":[117],"execution":[118],"time":[119],"(WCET)":[120],"task":[123],"matters.":[125],"WCET":[126,192,221],"obviously":[127],"benefits":[128],"acceleration,":[131],"but":[132],"may":[134],"also":[135],"benefit":[136],"tighter":[139],"bound":[140],"WCET.":[143],"This":[144],"paper":[145],"explores":[146],"use":[148],"integration":[151],"accelerators":[153,176,187],"generated":[154,185],"using":[155,183,203],"time-predictable":[159],"processor":[160,206],"intended":[161],"systems.":[164],"tool,":[168],"Vivado":[169],"HLS,":[170],"generate":[174],"benchmark":[178],"code,":[179],"system":[182],"evaluated":[189],"against":[190],"original":[195],"evaluation":[199],"carried":[201],"out":[202],"Patmos":[205],"open-source":[209],"T-CREST":[210],"platform":[211],"implemented":[213],"Xilinx":[216],"Artix":[217],"7":[218],"FPGA.":[219],"speed-up":[222],"achieved":[223],"between":[225],"factor":[227],"5":[229],"70.":[231]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}
