{"id":"https://openalex.org/W2563600677","doi":"https://doi.org/10.1109/norchip.2016.7792895","title":"Ultra-low voltage adders in 28 nm FDSOI exploring poly-biasing for device sizing","display_name":"Ultra-low voltage adders in 28 nm FDSOI exploring poly-biasing for device sizing","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2563600677","doi":"https://doi.org/10.1109/norchip.2016.7792895","mag":"2563600677"},"language":"en","primary_location":{"id":"doi:10.1109/norchip.2016.7792895","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2016.7792895","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Nordic Circuits and Systems Conference (NORCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012286121","display_name":"Ali Asghar Vatanjou","orcid":"https://orcid.org/0000-0002-9561-2768"},"institutions":[{"id":"https://openalex.org/I204778367","display_name":"Norwegian University of Science and Technology","ror":"https://ror.org/05xg72x27","country_code":"NO","type":"education","lineage":["https://openalex.org/I204778367"]}],"countries":["NO"],"is_corresponding":true,"raw_author_name":"Ali Asghar Vatanjou","raw_affiliation_strings":["Department of Electronics and Telecommunications, Norwegian University of Science and Technology, O. S. Bragstads Plass 2 A, 7491 Trondheim, Norway"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Norwegian University of Science and Technology, O. S. Bragstads Plass 2 A, 7491 Trondheim, Norway","institution_ids":["https://openalex.org/I204778367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030255041","display_name":"Even L\u00e5te","orcid":"https://orcid.org/0000-0002-3333-1071"},"institutions":[{"id":"https://openalex.org/I204778367","display_name":"Norwegian University of Science and Technology","ror":"https://ror.org/05xg72x27","country_code":"NO","type":"education","lineage":["https://openalex.org/I204778367"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Even Late","raw_affiliation_strings":["Department of Electronics and Telecommunications, Norwegian University of Science and Technology, O. S. Bragstads Plass 2 A, 7491 Trondheim, Norway"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Norwegian University of Science and Technology, O. S. Bragstads Plass 2 A, 7491 Trondheim, Norway","institution_ids":["https://openalex.org/I204778367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055804223","display_name":"Trond Ytterdal","orcid":"https://orcid.org/0000-0002-2109-833X"},"institutions":[{"id":"https://openalex.org/I204778367","display_name":"Norwegian University of Science and Technology","ror":"https://ror.org/05xg72x27","country_code":"NO","type":"education","lineage":["https://openalex.org/I204778367"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Trond Ytterdal","raw_affiliation_strings":["Department of Electronics and Telecommunications, Norwegian University of Science and Technology, O. S. Bragstads Plass 2 A, 7491 Trondheim, Norway"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Norwegian University of Science and Technology, O. S. Bragstads Plass 2 A, 7491 Trondheim, Norway","institution_ids":["https://openalex.org/I204778367"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026627174","display_name":"Snorre Aunet","orcid":"https://orcid.org/0000-0002-6465-8886"},"institutions":[{"id":"https://openalex.org/I204778367","display_name":"Norwegian University of Science and Technology","ror":"https://ror.org/05xg72x27","country_code":"NO","type":"education","lineage":["https://openalex.org/I204778367"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Snorre Aunet","raw_affiliation_strings":["Department of Electronics and Telecommunications, Norwegian University of Science and Technology, O. S. Bragstads Plass 2 A, 7491 Trondheim, Norway"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Norwegian University of Science and Technology, O. S. Bragstads Plass 2 A, 7491 Trondheim, Norway","institution_ids":["https://openalex.org/I204778367"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5012286121"],"corresponding_institution_ids":["https://openalex.org/I204778367"],"apc_list":null,"apc_paid":null,"fwci":0.3675,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.67516643,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9311072826385498},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8675757646560669},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8500908017158508},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.683582067489624},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5506203174591064},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.44537901878356934},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4386497139930725},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4358513355255127},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.427198588848114},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4175354242324829},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3026847243309021},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.27999767661094666},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.2682705223560333},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21565422415733337},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.15159699320793152}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9311072826385498},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8675757646560669},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8500908017158508},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.683582067489624},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5506203174591064},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.44537901878356934},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4386497139930725},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4358513355255127},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.427198588848114},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4175354242324829},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3026847243309021},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.27999767661094666},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.2682705223560333},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21565422415733337},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.15159699320793152}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/norchip.2016.7792895","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2016.7792895","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Nordic Circuits and Systems Conference (NORCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1559842147","https://openalex.org/W1631339064","https://openalex.org/W1972427123","https://openalex.org/W2094960953","https://openalex.org/W2105143058","https://openalex.org/W2110201904","https://openalex.org/W2119935308","https://openalex.org/W2163728097","https://openalex.org/W2199884104","https://openalex.org/W2509037689","https://openalex.org/W3151972521"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2104885411","https://openalex.org/W2339836056"],"abstract_inverted_index":{"Balancing":[0],"the":[1,11,23,29,85,117,120,126,135,159,166,181],"PMOS/NMOS":[2,30],"strength":[3,31],"ratio":[4,32],"is":[5,129,143],"a":[6,36,46,65,152,175],"key":[7],"issue":[8],"to":[9,110,151,170,180],"maximize":[10],"noise":[12],"margin,":[13],"and":[14,64,87,101,133],"hence,":[15],"functional":[16,149],"yield":[17],"of":[18,95,125,155,165],"CMOS":[19],"logic":[20],"gates":[21,63,71],"in":[22,39,45,113,116,140],"subthreshold":[24],"region.":[25],"In":[26,108],"this":[27,138],"work,":[28],"was":[33],"balanced":[34],"using":[35],"poly-biasing":[37],"technique":[38],"conjunction":[40],"with":[41],"back-gate":[42],"biasing":[43],"provided":[44],"28":[47],"nm":[48],"fully":[49],"depleted":[50],"silicon":[51],"on":[52,60,69],"insulator":[53],"(FDSOI)":[54],"technology.":[55],"A":[56],"32-bit":[57,86,127,167],"adder":[58,67,128,137,168],"based":[59,68],"minority-3":[61],"(min-3)":[62],"16-bit":[66,88,136],"Boolean":[70],"have":[72],"been":[73],"implemented.":[74],"Chip":[75],"measurement":[76],"results":[77],"show":[78],"highly":[79],"energy":[80,92,121,141],"efficient":[81],"adders,":[82],"so":[83],"that":[84],"adders":[89,111,147],"achieved":[90],"minimum":[91,160],"point":[93],"(MEP)":[94],"21.5":[96],"fJ":[97,103],"at":[98,104],"300":[99],"mV":[100,172],"12.62":[102],"250":[105],"mV,":[106],"respectively.":[107],"comparison":[109],"reported":[112],"other":[114],"works":[115],"same":[118],"technology,":[119],"per":[122],"1-bit":[123],"addition":[124],"improved":[130],"by":[131,173],"35%":[132],"for":[134],"improvement":[139],"consumption":[142],"23%.":[144],"The":[145],"designed":[146],"were":[148],"down":[150],"supply":[153],"voltage":[154,179],"110":[156],"mV.":[157],"Additionally,":[158],"V":[161],"<sub":[162],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[163],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">dd</sub>":[164],"decreased":[169],"79":[171],"applying":[174],"reverse":[176],"back":[177],"bias":[178],"PMOS":[182],"devices.":[183]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}