{"id":"https://openalex.org/W2563906542","doi":"https://doi.org/10.1109/norchip.2016.7792876","title":"High-level NoC model for MPSoC compilers","display_name":"High-level NoC model for MPSoC compilers","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2563906542","doi":"https://doi.org/10.1109/norchip.2016.7792876","mag":"2563906542"},"language":"en","primary_location":{"id":"doi:10.1109/norchip.2016.7792876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2016.7792876","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Nordic Circuits and Systems Conference (NORCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050164731","display_name":"Christian Menard","orcid":"https://orcid.org/0000-0002-7134-8384"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Christian Menard","raw_affiliation_strings":["Center for Advancing Electronics Dresden (cfaed), Technische Universität Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Center for Advancing Electronics Dresden (cfaed), Technische Universität Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045703198","display_name":"Andr\u00e9s Goens","orcid":"https://orcid.org/0000-0002-0409-1363"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andr\u00e9s Goens","raw_affiliation_strings":["Center for Advancing Electronics Dresden (cfaed), Technische Universität Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Center for Advancing Electronics Dresden (cfaed), Technische Universität Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030115692","display_name":"Jer\u00f3nimo Castrill\u00f3n","orcid":"https://orcid.org/0000-0002-5007-445X"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jeronimo Castrillon","raw_affiliation_strings":["Center for Advancing Electronics Dresden (cfaed), Technische Universität Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Center for Advancing Electronics Dresden (cfaed), Technische Universität Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5050164731"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":0.2895,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.6573739,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.945625901222229},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8865437507629395},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8323657512664795},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7775998115539551},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7186129093170166},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7126407027244568},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5970821380615234},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.48164644837379456},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.4600839614868164},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45867735147476196},{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.44908708333969116},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4417233467102051},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41238248348236084},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.390707403421402},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1402413547039032},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11682388186454773}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.945625901222229},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8865437507629395},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8323657512664795},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7775998115539551},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7186129093170166},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7126407027244568},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5970821380615234},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.48164644837379456},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.4600839614868164},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45867735147476196},{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.44908708333969116},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4417233467102051},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41238248348236084},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.390707403421402},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1402413547039032},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11682388186454773},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/norchip.2016.7792876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2016.7792876","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Nordic Circuits and Systems Conference (NORCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1505822854","https://openalex.org/W1597755753","https://openalex.org/W1651131057","https://openalex.org/W1741246166","https://openalex.org/W1983281162","https://openalex.org/W2052559368","https://openalex.org/W2063017639","https://openalex.org/W2065677538","https://openalex.org/W2085358537","https://openalex.org/W2104032548","https://openalex.org/W2105278657","https://openalex.org/W2116493640","https://openalex.org/W2118231264","https://openalex.org/W2123901034","https://openalex.org/W2127318527","https://openalex.org/W2220833734","https://openalex.org/W2477538338","https://openalex.org/W4233616893","https://openalex.org/W6676494795"],"related_works":["https://openalex.org/W1934552808","https://openalex.org/W1595273177","https://openalex.org/W2113499397","https://openalex.org/W2587830891","https://openalex.org/W2548514518","https://openalex.org/W2119904701","https://openalex.org/W4234221021","https://openalex.org/W2092181573","https://openalex.org/W3198758847","https://openalex.org/W4230458348"],"abstract_inverted_index":{"Programming":[0],"modern":[1,67],"Multi-Processor":[2],"Systems-on-Chip":[3],"(MPSoCs)":[4],"is":[5,135,153],"a":[6,87,107,116,126,181],"complex":[7],"problem.":[8],"To":[9],"address":[10],"it,":[11],"academic":[12,70],"compilers":[13],"and":[14,23,53,100,164],"programming":[15],"flows":[16,71],"exist":[17],"that":[18,64,132],"use":[19],"internal":[20],"hardware":[21],"models":[22,40,78],"simulations":[24],"to":[25,37,42,45,55,125,179],"guide":[26,46],"the":[27,35,47,50,60,74,133,148,162,171,177],"automatic":[28],"search":[29,36,48],"for":[30,57,94,115],"an":[31,120],"efficient":[32],"implementation.":[33],"For":[34],"be":[38,43],"effective,":[39],"need":[41],"accurate":[44,136],"in":[49,96,137],"right":[51],"direction":[52],"fast":[54],"allow":[56],"exploration":[58],"of":[59,76,119,122,161,170],"large":[61],"design":[62],"space":[63],"comes":[65],"with":[66],"architectures.":[68],"However,":[69],"rarely":[72],"evaluate":[73],"accuracy":[75],"their":[77],"against":[79,103],"real":[80],"hardware.":[81,105],"In":[82,147],"this":[83],"paper,":[84],"we":[85,112,174],"introduce":[86],"high-level":[88],"analytical":[89],"Network-on-Chip":[90],"(NoC)":[91],"model,":[92],"amenable":[93],"integration":[95],"MPSoC":[97],"compilation":[98],"flows,":[99],"validate":[101],"it":[102],"actual":[104],"On":[106],"trace-driven":[108],"discrete":[109],"event":[110],"simulation,":[111],"show":[113,131],"potential":[114],"simulation":[117],"speedup":[118],"order":[121],"magnitude":[123],"compared":[124],"state-of-the-art":[127],"SystemC":[128],"model.":[129],"We":[130],"model":[134,152,178],"low":[138],"network":[139],"congestion":[140],"regimes,":[141],"using":[142],"2,":[143],"500":[144],"randomly-generated":[145],"applications.":[146],"case":[149],"study,":[150],"our":[151],"within":[154,165],"1%":[155],"relative":[156],"error":[157],"more":[158,167],"than":[159,168],"88%":[160],"time,":[163],"5%":[166],"99%":[169],"time.":[172],"Finally,":[173],"also":[175],"stress":[176],"determine":[180],"suitable":[182],"operational":[183],"range.":[184]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}