{"id":"https://openalex.org/W2201638226","doi":"https://doi.org/10.1109/norchip.2015.7364406","title":"Shared Structurally Synthesized BDDs for speeding-up parallel pattern simulation in digital circuits","display_name":"Shared Structurally Synthesized BDDs for speeding-up parallel pattern simulation in digital circuits","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W2201638226","doi":"https://doi.org/10.1109/norchip.2015.7364406","mag":"2201638226"},"language":"en","primary_location":{"id":"doi:10.1109/norchip.2015.7364406","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2015.7364406","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP &amp; International Symposium on System-on-Chip (SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010536057","display_name":"Raimund Ubar","orcid":"https://orcid.org/0000-0001-8186-4385"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Raimund Ubar","raw_affiliation_strings":["Department of Computer Engineering, TTU, Tallinn, Estonia"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, TTU, Tallinn, Estonia","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060713767","display_name":"Lembit J\u00fcrim\u00e4gi","orcid":"https://orcid.org/0000-0002-6914-2838"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lembit Jurimagi","raw_affiliation_strings":["Department of Computer Engineering, TTU, Tallinn, Estonia"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, TTU, Tallinn, Estonia","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010286547","display_name":"Jaan Raik","orcid":"https://orcid.org/0000-0001-8113-020X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jaan Raik","raw_affiliation_strings":["Department of Computer Engineering, TTU, Tallinn, Estonia"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, TTU, Tallinn, Estonia","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5010536057"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.323,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.60989457,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"27","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6199628114700317},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5348286628723145},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5295290350914001},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.518506646156311},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.49545466899871826},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.36074191331863403},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3236526846885681},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23103240132331848},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07762295007705688}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6199628114700317},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5348286628723145},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5295290350914001},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.518506646156311},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.49545466899871826},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.36074191331863403},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3236526846885681},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23103240132331848},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07762295007705688},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/norchip.2015.7364406","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2015.7364406","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP &amp; International Symposium on System-on-Chip (SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1578075553","https://openalex.org/W1964866107","https://openalex.org/W2080267935","https://openalex.org/W2099251677","https://openalex.org/W2111705765","https://openalex.org/W2135453964","https://openalex.org/W2152040677","https://openalex.org/W2168881618","https://openalex.org/W2478169407","https://openalex.org/W2498884586","https://openalex.org/W3144136025","https://openalex.org/W6684734693"],"related_works":["https://openalex.org/W2427864131","https://openalex.org/W2142398249","https://openalex.org/W2372825902","https://openalex.org/W2362884199","https://openalex.org/W2142114659","https://openalex.org/W2622320040","https://openalex.org/W95651076","https://openalex.org/W2135783838","https://openalex.org/W2146920875","https://openalex.org/W2471648397"],"abstract_inverted_index":{"Fault":[0],"simulation":[1,81,97],"is":[2],"a":[3,17,26,58,65,76,90],"critical":[4],"tool":[5],"in":[6,31,52,93],"design,":[7],"analysis":[8],"of":[9,13,29,34,50,69,96,98],"testability":[10],"and":[11,48,75],"verification":[12],"circuits.":[14,54],"BDDs":[15,74],"are":[16],"well-known":[18],"model":[19],"for":[20,44,60,67,78],"manipulating":[21],"Boolean":[22],"functions.":[23],"We":[24,88],"propose":[25],"new":[27],"type":[28],"BDD":[30,38],"the":[32,46,62,94],"form":[33],"Shared":[35],"Structurally":[36],"Synthesized":[37],"(S":[39],"<sup":[40,71,84,103],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[41,72,85,104],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">3</sup>":[42,73,86,105],"BDD)":[43],"representing":[45],"structure":[47],"simulating":[49],"faults":[51],"digital":[53,99],"The":[55],"paper":[56],"offers":[57],"formula":[59],"calculating":[61],"minimal":[63],"size,":[64],"method":[66,77],"synthesis":[68],"S":[70,83,102],"parallel":[79],"pattern":[80],"with":[82],"BDDs.":[87,106],"demonstrate":[89],"considerable":[91],"increase":[92],"speed-up":[95],"circuits":[100],"using":[101]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}