{"id":"https://openalex.org/W2214775226","doi":"https://doi.org/10.1109/norchip.2015.7364398","title":"A NAND gate based standard cell VCO for use in synthesizable ADCs","display_name":"A NAND gate based standard cell VCO for use in synthesizable ADCs","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W2214775226","doi":"https://doi.org/10.1109/norchip.2015.7364398","mag":"2214775226"},"language":"en","primary_location":{"id":"doi:10.1109/norchip.2015.7364398","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2015.7364398","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015336201","display_name":"Vishnu Unnikrishnan","orcid":"https://orcid.org/0000-0002-1410-3890"},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"Vishnu Unnikrishnan","raw_affiliation_strings":["Division of Intergrated Circuits and Systems, Link\u00f6ping University, Link\u00f6ping, Sweden"],"affiliations":[{"raw_affiliation_string":"Division of Intergrated Circuits and Systems, Link\u00f6ping University, Link\u00f6ping, Sweden","institution_ids":["https://openalex.org/I102134673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047505166","display_name":"Mark Vesterbacka","orcid":null},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Mark Vesterbacka","raw_affiliation_strings":["Division of Intergrated Circuits and Systems, Link\u00f6ping University, Link\u00f6ping, Sweden"],"affiliations":[{"raw_affiliation_string":"Division of Intergrated Circuits and Systems, Link\u00f6ping University, Link\u00f6ping, Sweden","institution_ids":["https://openalex.org/I102134673"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5015336201"],"corresponding_institution_ids":["https://openalex.org/I102134673"],"apc_list":null,"apc_paid":null,"fwci":0.7627,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.72250985,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.8205270171165466},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7457355856895447},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.6745973229408264},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.6377570629119873},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.588813841342926},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5860474705696106},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.578719973564148},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47083544731140137},{"id":"https://openalex.org/keywords/nor-gate","display_name":"NOR gate","score":0.4670984148979187},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.45414304733276367},{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.4438709020614624},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.4252110421657562},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.42069652676582336},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4148719906806946},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2916187644004822},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2837521433830261},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2554619312286377},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.25416770577430725},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12188228964805603}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.8205270171165466},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7457355856895447},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.6745973229408264},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.6377570629119873},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.588813841342926},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5860474705696106},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.578719973564148},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47083544731140137},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.4670984148979187},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.45414304733276367},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.4438709020614624},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.4252110421657562},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.42069652676582336},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4148719906806946},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2916187644004822},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2837521433830261},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2554619312286377},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.25416770577430725},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12188228964805603},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/norchip.2015.7364398","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2015.7364398","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1864703715","https://openalex.org/W1981151840","https://openalex.org/W1995733996","https://openalex.org/W2018736198","https://openalex.org/W2097424531","https://openalex.org/W2153293882","https://openalex.org/W4285719527","https://openalex.org/W6639292065"],"related_works":["https://openalex.org/W4288055011","https://openalex.org/W2100360214","https://openalex.org/W2031041696","https://openalex.org/W4242912623","https://openalex.org/W2110396545","https://openalex.org/W2366772698","https://openalex.org/W2100157586","https://openalex.org/W2953685594","https://openalex.org/W2142651762","https://openalex.org/W2557332076"],"abstract_inverted_index":{"Synthesizable":[0],"all-digital":[1],"ADCs":[2,29],"lead":[3],"to":[4,14,46],"reduced":[5],"design":[6,9],"cost":[7],"and":[8],"time":[10],"as":[11,13],"well":[12],"low":[15],"cross-technology":[16],"porting":[17],"costs.":[18],"VCO-based":[19],"ADC":[20,91],"is":[21,37,44,75,84],"an":[22,40,68,90,94],"attractive":[23],"candidate":[24],"for":[25,77],"the":[26,101,105,128],"synthesis":[27],"of":[28,100,112],"using":[30,48,56,72,104,127],"standard":[31,49],"cells.":[32],"However,":[33],"a":[34,110,117],"VCO,":[35],"which":[36],"controlled":[38,53],"by":[39,86],"analog":[41],"input":[42],"signal,":[43],"difficult":[45],"implement":[47],"digital":[50,125],"circuits.":[51],"Supply":[52],"ring":[54],"oscillators":[55],"static":[57],"CMOS":[58],"inverters":[59],"are":[60],"used":[61],"in":[62,79,89],"prior":[63],"works.":[64],"In":[65],"this":[66],"work,":[67],"alternative":[69],"VCO":[70],"built":[71],"NAND":[73],"gates":[74],"proposed":[76,129],"use":[78],"synthesizable":[80],"converters.":[81],"The":[82],"circuit":[83],"demonstrated":[85],"employing":[87],"it":[88],"synthesized":[92],"from":[93],"HDL":[95],"description.":[96],"Transistor":[97],"level":[98],"simulation":[99],"resulting":[102],"netlist":[103],"Spectre":[106],"simulator":[107],"shows":[108],"that":[109],"performance":[111],"10":[113,118],"bit":[114],"ENOB":[115],"over":[116],"MHz":[119],"bandwidth":[120],"can":[121],"be":[122],"achieved":[123],"after":[124],"correction,":[126],"VCO.":[130]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}