{"id":"https://openalex.org/W2214124704","doi":"https://doi.org/10.1109/norchip.2015.7364375","title":"Design, implementation and analysis of a run-time configurable Memory Management Unit on FPGA","display_name":"Design, implementation and analysis of a run-time configurable Memory Management Unit on FPGA","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W2214124704","doi":"https://doi.org/10.1109/norchip.2015.7364375","mag":"2214124704"},"language":"en","primary_location":{"id":"doi:10.1109/norchip.2015.7364375","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2015.7364375","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000143370","display_name":"Farid Shamani","orcid":"https://orcid.org/0000-0003-4080-7469"},"institutions":[{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]},{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"Farid Shamani","raw_affiliation_strings":["Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I166825849","https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090941502","display_name":"Vida Fakour Sevom","orcid":"https://orcid.org/0000-0002-7233-3387"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]},{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Vida Fakour Sevom","raw_affiliation_strings":["Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I166825849","https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035297149","display_name":"Jari Nurmi","orcid":"https://orcid.org/0000-0003-2169-4606"},"institutions":[{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]},{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Jari Nurmi","raw_affiliation_strings":["Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I166825849","https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081481126","display_name":"Tapani Ahonen","orcid":"https://orcid.org/0000-0003-0304-8790"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]},{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Tapani Ahonen","raw_affiliation_strings":["Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I166825849","https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5000143370"],"corresponding_institution_ids":["https://openalex.org/I166825849","https://openalex.org/I4210133110"],"apc_list":null,"apc_paid":null,"fwci":1.9379,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.8633865,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"22","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.8822144865989685},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8068722486495972},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7667914628982544},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.6348851919174194},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6284791231155396},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.444505900144577},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37100687623023987},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1057136058807373}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.8822144865989685},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8068722486495972},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7667914628982544},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.6348851919174194},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6284791231155396},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.444505900144577},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37100687623023987},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1057136058807373},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/norchip.2015.7364375","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2015.7364375","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321108","display_name":"Academy of Finland","ror":"https://ror.org/05k73zm37"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W64116849","https://openalex.org/W129023522","https://openalex.org/W1499849351","https://openalex.org/W1730869698","https://openalex.org/W1978415309","https://openalex.org/W2027264202","https://openalex.org/W2030157236","https://openalex.org/W2038320457","https://openalex.org/W2076279825","https://openalex.org/W2137589995","https://openalex.org/W2542473914","https://openalex.org/W3148972154","https://openalex.org/W4243513274","https://openalex.org/W4285719527","https://openalex.org/W6605250693","https://openalex.org/W6629742043"],"related_works":["https://openalex.org/W2187189666","https://openalex.org/W2949084706","https://openalex.org/W631639522","https://openalex.org/W3011443213","https://openalex.org/W2818116514","https://openalex.org/W1509155667","https://openalex.org/W2518118925","https://openalex.org/W3208151864","https://openalex.org/W1564576805","https://openalex.org/W4254372399"],"abstract_inverted_index":{"In":[0],"this":[1,64],"paper,":[2],"we":[3],"describe":[4],"the":[5,31,34,48,70,147,157,166,185],"design":[6,72],"of":[7,29,33,45,69,84,111,122,177],"a":[8,19,82,162],"configurable":[9],"Memory":[10],"Management":[11],"Unit":[12],"(MMU)":[13],"and":[14,58,114,125,188],"its":[15],"prototype":[16],"implementation":[17],"on":[18,47,74],"Field":[20],"Programmable":[21],"Gate":[22],"Array":[23],"(FPGA).":[24],"We":[25,129],"present":[26],"analytical":[27],"results":[28],"scaling":[30],"size":[32],"second":[35],"level":[36],"software-managed":[37],"Unified":[38],"Translation":[39],"Lookaside":[40],"Buffer":[41],"(UTLB)":[42],"in":[43,88,99],"terms":[44],"effect":[46],"overall":[49],"hit":[50],"rate.":[51],"Three":[52],"design-time":[53],"configurations":[54],"with":[55,81,136,141],"16,":[56,123],"32,":[57,124],"64":[59,126],"entries":[60],"were":[61,117],"used":[62],"for":[63,119,146,184,195],"study.":[65],"Critical":[66],"path":[67],"analysis":[68],"logical":[71],"running":[73],"Altera":[75],"Stratix-V":[76],"FPGA":[77,142],"is":[78,191],"presented":[79],"together":[80,140],"description":[83],"optimization":[85,96],"techniques":[86,97],"employed":[87],"order":[89],"to":[90,104],"improve":[91],"static":[92],"timing":[93],"performance.":[94,171],"These":[95],"assist":[98],"reaching":[100],"22.75%":[101],"speed-up":[102],"compared":[103],"non-optimized":[105],"design.":[106],"Moreover,":[107],"maximum":[108],"operating":[109,175],"frequencies":[110],"265,":[112],"225":[113],"200":[115,178],"MHz":[116,179],"achieved":[118],"UTLB":[120,159,187],"sizes":[121],"entries,":[127],"respectively.":[128],"quote":[130],"worst":[131],"case":[132],"energy":[133],"consumption":[134],"figures":[135],"random":[137],"input":[138],"stimuli":[139],"resource":[143],"utilization":[144],"characteristics":[145],"above":[148],"mentioned":[149],"configurations.":[150],"For":[151],"resource-constrained":[152],"or":[153],"speed-critical":[154],"hardware":[155],"designs":[156],"32-entry":[158],"configuration":[160,168],"provides":[161],"decent":[163],"trade-off":[164],"while":[165],"16-entry":[167],"poses":[169],"unsatisfactory":[170],"However,":[172],"our":[173,192],"target":[174],"frequency":[176],"was":[180],"eventually":[181],"reached":[182],"also":[183],"64-entry":[186],"hence":[189],"it":[190],"preferred":[193],"option":[194],"most":[196],"instantiations.":[197]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}