{"id":"https://openalex.org/W2201736731","doi":"https://doi.org/10.1109/norchip.2015.7364374","title":"Design and evaluation of correlation accelerator in IEEE-802.11a/g receiver using a template-based Coarse-Grained Reconfigurable Array","display_name":"Design and evaluation of correlation accelerator in IEEE-802.11a/g receiver using a template-based Coarse-Grained Reconfigurable Array","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W2201736731","doi":"https://doi.org/10.1109/norchip.2015.7364374","mag":"2201736731"},"language":"en","primary_location":{"id":"doi:10.1109/norchip.2015.7364374","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2015.7364374","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072516473","display_name":"Sajjad Nouri","orcid":"https://orcid.org/0000-0002-5925-3681"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]},{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"Sajjad Nouri","raw_affiliation_strings":["Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I166825849","https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006607850","display_name":"Waqar Hussain","orcid":"https://orcid.org/0000-0003-0295-9912"},"institutions":[{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]},{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Waqar Hussain","raw_affiliation_strings":["Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I166825849","https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035297149","display_name":"Jari Nurmi","orcid":"https://orcid.org/0000-0003-2169-4606"},"institutions":[{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]},{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Jari Nurmi","raw_affiliation_strings":["Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I166825849","https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5072516473"],"corresponding_institution_ids":["https://openalex.org/I166825849","https://openalex.org/I4210133110"],"apc_list":null,"apc_paid":null,"fwci":1.2919,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.80814635,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"26","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8114719390869141},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.724158763885498},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7113178968429565},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7081392407417297},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5586439967155457},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5055644512176514},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.4555888772010803},{"id":"https://openalex.org/keywords/orthogonal-frequency-division-multiplexing","display_name":"Orthogonal frequency-division multiplexing","score":0.42962098121643066},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4145345091819763},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3820664882659912},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.30377396941185},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.07673460245132446},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07152390480041504}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8114719390869141},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.724158763885498},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7113178968429565},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7081392407417297},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5586439967155457},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5055644512176514},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4555888772010803},{"id":"https://openalex.org/C40409654","wikidata":"https://www.wikidata.org/wiki/Q375889","display_name":"Orthogonal frequency-division multiplexing","level":3,"score":0.42962098121643066},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4145345091819763},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3820664882659912},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.30377396941185},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.07673460245132446},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07152390480041504}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/norchip.2015.7364374","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2015.7364374","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W7324480","https://openalex.org/W105298322","https://openalex.org/W1595104169","https://openalex.org/W1603830593","https://openalex.org/W1649101858","https://openalex.org/W1974927420","https://openalex.org/W1977850862","https://openalex.org/W2001926684","https://openalex.org/W2079016454","https://openalex.org/W2089203444","https://openalex.org/W2097262165","https://openalex.org/W2102377732","https://openalex.org/W2112514880","https://openalex.org/W2116968677","https://openalex.org/W2117099910","https://openalex.org/W2122620713","https://openalex.org/W2160554404","https://openalex.org/W2163442090","https://openalex.org/W2216615769","https://openalex.org/W6635384028","https://openalex.org/W6674638574","https://openalex.org/W6688866555"],"related_works":["https://openalex.org/W4383066258","https://openalex.org/W1557455719","https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4320058182","https://openalex.org/W4310584696","https://openalex.org/W4310502103","https://openalex.org/W2132643331","https://openalex.org/W2377395201","https://openalex.org/W4391183586"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,80,86],"design":[4],"and":[5,92],"evaluation":[6,91],"of":[7,51,85,100],"a":[8,37,40],"large":[9],"scale":[10],"template-based":[11],"Coarse-Grained":[12],"Reconfigurable":[13],"Array":[14,71],"(CGRA)":[15],"generated":[16],"accelerator":[17,48,88],"that":[18],"processes":[19],"correlation":[20,60],"algorithm":[21],"for":[22],"Timing":[23],"Synchronization":[24],"(TS)":[25],"required":[26],"in":[27,61,98],"Orthogonal":[28],"Frequency-Division":[29],"Multiplexing":[30],"(OFDM)":[31],"receivers.":[32],"The":[33,46,73],"CGRA":[34,47],"works":[35],"as":[36],"coprocessor":[38],"with":[39,94],"Reduced":[41],"Instruction-Set":[42],"Computing":[43],"(RISC)":[44],"processor.":[45],"is":[49,76],"composed":[50],"80":[52],"reconfigurable":[53],"Processing":[54],"Elements":[55],"(PEs)":[56],"to":[57],"compute":[58],"80-point":[59],"1.8":[62],"\u03bcs":[63],"when":[64],"synthesized":[65],"on":[66],"an":[67],"Field":[68],"Programmable":[69],"Gate":[70],"(FPGA).":[72],"power":[74],"consumption":[75],"estimated":[77],"by":[78,90],"simulating":[79],"postfit":[81],"gate-level":[82],"FPGA":[83],"netlist":[84],"TS":[87],"followed":[89],"comparison":[93],"other":[95],"state-of-the-art":[96],"platforms":[97],"terms":[99],"multiple":[101],"performance":[102],"metrics.":[103]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}