{"id":"https://openalex.org/W2202856186","doi":"https://doi.org/10.1109/norchip.2015.7364362","title":"A hardware architecture for the Branch and Bound Flow-Shop Scheduling algorithm","display_name":"A hardware architecture for the Branch and Bound Flow-Shop Scheduling algorithm","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W2202856186","doi":"https://doi.org/10.1109/norchip.2015.7364362","mag":"2202856186"},"language":"en","primary_location":{"id":"doi:10.1109/norchip.2015.7364362","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2015.7364362","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056196781","display_name":"Mikhael Daouri","orcid":null},"institutions":[{"id":"https://openalex.org/I130929987","display_name":"University of Mons","ror":"https://ror.org/02qnnz951","country_code":"BE","type":"education","lineage":["https://openalex.org/I130929987"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Mikhael Daouri","raw_affiliation_strings":["Service d'Electronique et Microel\u00e9ctronique, Facult\u00e9 Polytechnique. UMONS, Mons, Belgium"],"affiliations":[{"raw_affiliation_string":"Service d'Electronique et Microel\u00e9ctronique, Facult\u00e9 Polytechnique. UMONS, Mons, Belgium","institution_ids":["https://openalex.org/I130929987"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050259696","display_name":"Fernando Escobar","orcid":"https://orcid.org/0000-0003-2147-7150"},"institutions":[{"id":"https://openalex.org/I130929987","display_name":"University of Mons","ror":"https://ror.org/02qnnz951","country_code":"BE","type":"education","lineage":["https://openalex.org/I130929987"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Fernando A. Escobar","raw_affiliation_strings":["Service d'Electronique et Microel\u00e9ctronique, Facult\u00e9 Polytechnique. UMONS, Mons, Belgium"],"affiliations":[{"raw_affiliation_string":"Service d'Electronique et Microel\u00e9ctronique, Facult\u00e9 Polytechnique. UMONS, Mons, Belgium","institution_ids":["https://openalex.org/I130929987"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102001457","display_name":"Xin Chang","orcid":"https://orcid.org/0000-0001-9558-8422"},"institutions":[{"id":"https://openalex.org/I130929987","display_name":"University of Mons","ror":"https://ror.org/02qnnz951","country_code":"BE","type":"education","lineage":["https://openalex.org/I130929987"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Xin Chang","raw_affiliation_strings":["Service d'Electronique et Microel\u00e9ctronique, Facult\u00e9 Polytechnique. UMONS, Mons, Belgium"],"affiliations":[{"raw_affiliation_string":"Service d'Electronique et Microel\u00e9ctronique, Facult\u00e9 Polytechnique. UMONS, Mons, Belgium","institution_ids":["https://openalex.org/I130929987"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053407644","display_name":"Carlos Valderrama","orcid":"https://orcid.org/0000-0002-1693-6394"},"institutions":[{"id":"https://openalex.org/I130929987","display_name":"University of Mons","ror":"https://ror.org/02qnnz951","country_code":"BE","type":"education","lineage":["https://openalex.org/I130929987"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Carlos Valderrama","raw_affiliation_strings":["Service d'Electronique et Microel\u00e9ctronique, Facult\u00e9 Polytechnique. UMONS, Mons, Belgium"],"affiliations":[{"raw_affiliation_string":"Service d'Electronique et Microel\u00e9ctronique, Facult\u00e9 Polytechnique. UMONS, Mons, Belgium","institution_ids":["https://openalex.org/I130929987"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5056196781"],"corresponding_institution_ids":["https://openalex.org/I130929987"],"apc_list":null,"apc_paid":null,"fwci":0.5756,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.74162329,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10551","display_name":"Scheduling and Optimization Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10551","display_name":"Scheduling and Optimization Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12288","display_name":"Optimization and Search Problems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12176","display_name":"Optimization and Packing Problems","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7726663947105408},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6709854602813721},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6341535449028015},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6293131113052368},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6024099588394165},{"id":"https://openalex.org/keywords/branch-and-bound","display_name":"Branch and bound","score":0.5685096383094788},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.5220727324485779},{"id":"https://openalex.org/keywords/branching","display_name":"Branching (polymer chemistry)","score":0.49252328276634216},{"id":"https://openalex.org/keywords/software-pipelining","display_name":"Software pipelining","score":0.47064369916915894},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.467061847448349},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4654216468334198},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.349021852016449},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3277481496334076},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3095925748348236},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08887037634849548},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07824790477752686}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7726663947105408},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6709854602813721},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6341535449028015},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6293131113052368},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6024099588394165},{"id":"https://openalex.org/C93693863","wikidata":"https://www.wikidata.org/wiki/Q897659","display_name":"Branch and bound","level":2,"score":0.5685096383094788},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.5220727324485779},{"id":"https://openalex.org/C206175624","wikidata":"https://www.wikidata.org/wiki/Q595731","display_name":"Branching (polymer chemistry)","level":2,"score":0.49252328276634216},{"id":"https://openalex.org/C188854837","wikidata":"https://www.wikidata.org/wiki/Q268469","display_name":"Software pipelining","level":3,"score":0.47064369916915894},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.467061847448349},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4654216468334198},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.349021852016449},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3277481496334076},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3095925748348236},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08887037634849548},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07824790477752686},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/norchip.2015.7364362","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2015.7364362","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:orbi.umons.ac.be:20.500.12907/36155","is_oa":false,"landing_page_url":"https://orbi.umons.ac.be/handle/20.500.12907/36155","pdf_url":null,"source":{"id":"https://openalex.org/S7407055454","display_name":"ORBi UMONS","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Nordic Circuits and Systems Conference, Oslo, Norway [NO], 2015","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1918657425","https://openalex.org/W2012117576","https://openalex.org/W2042811814","https://openalex.org/W2071291180","https://openalex.org/W2145979239","https://openalex.org/W2170426950"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2052598152","https://openalex.org/W2532502681","https://openalex.org/W1978745934","https://openalex.org/W3006406045","https://openalex.org/W3196687380"],"abstract_inverted_index":{"Branch-and-Bound":[0],"(B&B)":[1],"algorithms":[2],"are":[3],"one":[4],"of":[5,46,115,139,146],"the":[6,44,50,59,73,122],"most":[7],"employed":[8,55],"techniques":[9],"in":[10,38,149],"optimization":[11],"problems.":[12],"Its":[13],"complexity":[14],"increases":[15],"exponentially":[16],"with":[17,96],"problem":[18,144],"size":[19,145],"and":[20,93,111],"features":[21],"a":[22,67,84,129,142],"challenging":[23],"dynamic":[24],"memory":[25],"management":[26],"caused":[27],"by":[28],"recursive":[29],"processing.":[30],"Most":[31],"solutions":[32],"focus":[33],"on":[34,121],"parallel":[35],"branch":[36],"evaluation":[37],"multi-core":[39],"CPUs":[40],"or":[41],"GPUs.":[42],"To":[43],"best":[45],"our":[47],"knowledge,":[48],"to":[49,57,71,82,107],"date,":[51],"no":[52],"works":[53],"have":[54],"FPGAs":[56],"implement":[58],"BB":[60],"technique.":[61],"In":[62,125],"this":[63],"paper,":[64],"we":[65,127],"propose":[66,128],"mixed":[68],"hardware-software":[69],"architecture":[70],"solve":[72],"Flow-Shop":[74],"Scheduling":[75],"Problem":[76],"(FSP).":[77],"We":[78],"use":[79],"Vivado":[80],"HLS":[81],"construct":[83],"simple":[85],"processing":[86],"element":[87],"(PE)":[88],"for":[89,132,141],"lower":[90],"bound":[91],"computation":[92,134],"integrate":[94],"it":[95],"an":[97,113],"ARM":[98],"processor":[99],"system.":[100],"A":[101],"Xilinx":[102],"ZYNQ-7020":[103],"device":[104],"is":[105],"used":[106],"synthesize":[108],"10":[109],"PEs":[110],"reach":[112],"acceleration":[114],"about":[116],"5\u00d7":[117],"over":[118],"bare-metal":[119],"execution":[120],"same":[123],"platform.":[124],"addition,":[126],"pseudo-branching":[130],"technique":[131],"higher":[133],"overlapping":[135],"attaining":[136],"speed":[137],"ups":[138],"10.3\u00d7":[140],"maximum":[143],"20":[147,150],"jobs":[148],"machines.":[151]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}