{"id":"https://openalex.org/W2203773473","doi":"https://doi.org/10.1109/norchip.2015.7364359","title":"A CMOS High Resolution Multi-Edge Delay Generator","display_name":"A CMOS High Resolution Multi-Edge Delay Generator","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W2203773473","doi":"https://doi.org/10.1109/norchip.2015.7364359","mag":"2203773473"},"language":"en","primary_location":{"id":"doi:10.1109/norchip.2015.7364359","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2015.7364359","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034033798","display_name":"Shadi M. Harb","orcid":"https://orcid.org/0000-0001-8146-2837"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shadi MS Harb","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061760483","display_name":"W.R. Eisenstadt","orcid":"https://orcid.org/0000-0003-2920-6638"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"William Eisenstadt","raw_affiliation_strings":["Electrical and Computer Engineering Dept., University of Florida, Gainesville, FL, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Dept., University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5034033798"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.1973,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.59469624,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vernier-scale","display_name":"Vernier scale","score":0.8829227685928345},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.7567534446716309},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7392253875732422},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6653723120689392},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.6021575331687927},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5970245599746704},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.5310435891151428},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.526637077331543},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.47213202714920044},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.4716697633266449},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4507061839103699},{"id":"https://openalex.org/keywords/signal-edge","display_name":"Signal edge","score":0.4494591951370239},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41088971495628357},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3504849970340729},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2879123091697693},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2018623650074005},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.18888646364212036},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.18146821856498718},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.17664995789527893},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11784282326698303},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10556197166442871},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.07655066251754761}],"concepts":[{"id":"https://openalex.org/C69710193","wikidata":"https://www.wikidata.org/wiki/Q14946576","display_name":"Vernier scale","level":2,"score":0.8829227685928345},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.7567534446716309},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7392253875732422},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6653723120689392},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.6021575331687927},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5970245599746704},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.5310435891151428},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.526637077331543},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.47213202714920044},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.4716697633266449},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4507061839103699},{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.4494591951370239},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41088971495628357},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3504849970340729},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2879123091697693},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2018623650074005},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.18888646364212036},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.18146821856498718},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.17664995789527893},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11784282326698303},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10556197166442871},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.07655066251754761},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/norchip.2015.7364359","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2015.7364359","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7599999904632568,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1557255140","https://openalex.org/W1570881777","https://openalex.org/W2062952706","https://openalex.org/W2065989477","https://openalex.org/W2103708414","https://openalex.org/W2103837829","https://openalex.org/W2130122989","https://openalex.org/W2135441328","https://openalex.org/W2140609219","https://openalex.org/W2145648782","https://openalex.org/W2166277301","https://openalex.org/W6634227203","https://openalex.org/W6675356894"],"related_works":["https://openalex.org/W2170174172","https://openalex.org/W2169618112","https://openalex.org/W3015599398","https://openalex.org/W2034656493","https://openalex.org/W2995571213","https://openalex.org/W2188730438","https://openalex.org/W2157230896","https://openalex.org/W2792778858","https://openalex.org/W2130851959","https://openalex.org/W2150727772"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,7,18,22,46,57,63,110],"new":[4],"architecture":[5],"of":[6,81,106],"high-resolution":[8],"multi-edge":[9],"delay":[10,24,38,72,79,104],"generator":[11,39],"for":[12],"on-chip":[13],"testing":[14],"applications,":[15],"which":[16],"enables":[17],"timing":[19],"generation":[20],"with":[21,54,109],"sub-gate":[23],"resolution":[25,48,105],"to":[26,44,69],"be":[27,86],"fully":[28],"implemented":[29],"in":[30],"any":[31],"purely":[32],"digital":[33],"CMOS":[34,99],"process.":[35],"The":[36],"proposed":[37,83],"utilizes":[40],"multi":[41],"edge-triggered":[42],"oscillators":[43],"achieve":[45],"high":[47,64],"based":[49,95],"on":[50,96],"the":[51,70,76,82,90],"Vernier":[52],"technique":[53],"low":[55],"power,":[56],"smaller":[58],"footprint":[59],"and":[60],"without":[61,88],"requiring":[62],"speed":[65],"clock":[66],"reference":[67,111],"compared":[68],"conventional":[71],"generators.":[73],"In":[74],"addition,":[75],"maximum":[77],"measured":[78],"range":[80],"design":[84],"can":[85],"improved":[87],"degrading":[89],"achievabl5ve":[91],"resolution.":[92],"Simulation":[93],"results":[94],"0.09":[97],"\u03bcm":[98],"technology":[100],"shows":[101],"an":[102],"achievable":[103],"14.6":[107],"ps":[108],"input":[112],"frequency":[113],"at":[114],"500":[115],"MHz.":[116]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}