{"id":"https://openalex.org/W2220638383","doi":"https://doi.org/10.1109/norchip.2015.7364356","title":"A 65nm CMOS fraction-N digital PLL with shaped in-band phase noise","display_name":"A 65nm CMOS fraction-N digital PLL with shaped in-band phase noise","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W2220638383","doi":"https://doi.org/10.1109/norchip.2015.7364356","mag":"2220638383"},"language":"en","primary_location":{"id":"doi:10.1109/norchip.2015.7364356","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2015.7364356","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101845565","display_name":"Ahmed Mahmoud","orcid":"https://orcid.org/0000-0001-9549-4813"},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"Ahmed Mahmoud","raw_affiliation_strings":["Department of Electrical and Information Technology, Lund University, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Information Technology, Lund University, Sweden","institution_ids":["https://openalex.org/I187531555"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047425433","display_name":"Pietro Andreani","orcid":"https://orcid.org/0000-0001-9640-9908"},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Pietro Andreani","raw_affiliation_strings":["Department of Electrical and Information Technology, Lund University, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Information Technology, Lund University, Sweden","institution_ids":["https://openalex.org/I187531555"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045635010","display_name":"Ping Lu","orcid":"https://orcid.org/0000-0002-0111-0573"},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Ping Lu","raw_affiliation_strings":["Department of Electrical and Information Technology, Lund University, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Information Technology, Lund University, Sweden","institution_ids":["https://openalex.org/I187531555"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101845565"],"corresponding_institution_ids":["https://openalex.org/I187531555"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.09891245,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.878144383430481},{"id":"https://openalex.org/keywords/dpll-algorithm","display_name":"DPLL algorithm","score":0.8523668050765991},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6635249853134155},{"id":"https://openalex.org/keywords/vernier-scale","display_name":"Vernier scale","score":0.6482758522033691},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6411529183387756},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.5820419788360596},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.577288031578064},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.5608237385749817},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.4866653084754944},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.48203718662261963},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.4603204131126404},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4051768183708191},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33051976561546326},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3242884874343872},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31072646379470825},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2314237356185913},{"id":"https://openalex.org/keywords/delay-line-oscillator","display_name":"Delay line oscillator","score":0.21975094079971313},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.1251538097858429}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.878144383430481},{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.8523668050765991},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6635249853134155},{"id":"https://openalex.org/C69710193","wikidata":"https://www.wikidata.org/wiki/Q14946576","display_name":"Vernier scale","level":2,"score":0.6482758522033691},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6411529183387756},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.5820419788360596},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.577288031578064},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.5608237385749817},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.4866653084754944},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.48203718662261963},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.4603204131126404},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4051768183708191},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33051976561546326},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3242884874343872},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31072646379470825},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2314237356185913},{"id":"https://openalex.org/C26907483","wikidata":"https://www.wikidata.org/wiki/Q5253479","display_name":"Delay line oscillator","level":4,"score":0.21975094079971313},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.1251538097858429},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/norchip.2015.7364356","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2015.7364356","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:lup.lub.lu.se:df7ec966-34fe-42ee-bace-bb463003d4ed","is_oa":false,"landing_page_url":"https://lup.lub.lu.se/record/df7ec966-34fe-42ee-bace-bb463003d4ed","pdf_url":null,"source":{"id":"https://openalex.org/S4306400536","display_name":"Lund University Publications (Lund University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I187531555","host_organization_name":"Lund University","host_organization_lineage":["https://openalex.org/I187531555"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.75,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1975533790","https://openalex.org/W2036880312","https://openalex.org/W2062952706","https://openalex.org/W2082927448","https://openalex.org/W2096434843","https://openalex.org/W2108435403","https://openalex.org/W2112856903","https://openalex.org/W2126265853","https://openalex.org/W2548607663","https://openalex.org/W3006576388","https://openalex.org/W3142120744","https://openalex.org/W6728975181"],"related_works":["https://openalex.org/W2182982459","https://openalex.org/W2108435403","https://openalex.org/W2401428732","https://openalex.org/W2992346850","https://openalex.org/W2415980476","https://openalex.org/W2129773844","https://openalex.org/W2395805145","https://openalex.org/W2044826848","https://openalex.org/W2187105442","https://openalex.org/W2108458508"],"abstract_inverted_index":{"A":[0],"digital":[1,80],"phase-locked":[2],"loop":[3],"(DPLL)":[4],"which":[5],"uses":[6],"a":[7,51,85,92],"high":[8,52],"resolution":[9],"2-dimension":[10,31],"gated-Vernier":[11],"time-to-digital":[12],"converter":[13],"(TDC)":[14],"is":[15,82],"presented.":[16],"The":[17,79],"shaped":[18],"Vernier":[19],"quantization":[20],"of":[21,46,76],"TDC":[22],"greatly":[23],"improves":[24],"the":[25,30,44,60],"in-band":[26,67],"phase":[27,40,70],"noise.":[28],"Also":[29],"structure":[32],"makes":[33],"DPLL":[34,61],"be":[35],"able":[36],"to":[37],"process":[38],"large":[39],"errors":[41],"almost":[42],"without":[43],"influence":[45],"latency":[47],"time.":[48],"Combined":[49],"with":[50,73],"figure-of-merit":[53],"(FOM)":[54],"class-D":[55],"digitally":[56],"controlled":[57],"oscillator":[58],"(DCO),":[59],"achieves":[62],"-110dBc/Hz":[63],"and":[64,68],"-130dBc/Hz":[65],"for":[66],"1MHz-offset":[69],"noise,":[71],"respectively,":[72],"carrier":[74],"frequency":[75],"3.5":[77],"GHz.":[78],"PLL":[81],"simulated":[83],"in":[84],"65nm":[86],"CMOS":[87],"process,":[88],"consuming":[89],"11.2mW":[90],"from":[91],"1.0V":[93],"supply.":[94]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}