{"id":"https://openalex.org/W2039319932","doi":"https://doi.org/10.1109/norchip.2014.7004742","title":"Synthesis and layout of an asynchronous network-on-chip using Standard EDA tools","display_name":"Synthesis and layout of an asynchronous network-on-chip using Standard EDA tools","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2039319932","doi":"https://doi.org/10.1109/norchip.2014.7004742","mag":"2039319932"},"language":"en","primary_location":{"id":"doi:10.1109/norchip.2014.7004742","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2014.7004742","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 NORCHIP","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090996622","display_name":"Christoph Muller","orcid":null},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":true,"raw_author_name":"Christoph Thomas Muller","raw_affiliation_strings":["Department of Applied Mathematics and Computer Science, Technical University of Denmark","Department of Applied Mathematics and Computer Science Technical University of Denmark"],"affiliations":[{"raw_affiliation_string":"Department of Applied Mathematics and Computer Science, Technical University of Denmark","institution_ids":["https://openalex.org/I96673099"]},{"raw_affiliation_string":"Department of Applied Mathematics and Computer Science Technical University of Denmark","institution_ids":["https://openalex.org/I96673099"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011223199","display_name":"Evangelia Kasapaki","orcid":null},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Evangelia Kasapaki","raw_affiliation_strings":["Department of Applied Mathematics and Computer Science, Technical University of Denmark","Department of Applied Mathematics and Computer Science Technical University of Denmark"],"affiliations":[{"raw_affiliation_string":"Department of Applied Mathematics and Computer Science, Technical University of Denmark","institution_ids":["https://openalex.org/I96673099"]},{"raw_affiliation_string":"Department of Applied Mathematics and Computer Science Technical University of Denmark","institution_ids":["https://openalex.org/I96673099"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058322251","display_name":"Rasmus Bo S\u00f8rensen","orcid":null},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Rasmus Bo Sorensen","raw_affiliation_strings":["Department of Applied Mathematics and Computer Science Technical University of Denmark"],"affiliations":[{"raw_affiliation_string":"Department of Applied Mathematics and Computer Science Technical University of Denmark","institution_ids":["https://openalex.org/I96673099"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055051850","display_name":"Jens Spars\u00f8","orcid":"https://orcid.org/0000-0002-0961-9438"},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Jens Sparso","raw_affiliation_strings":["Department of Applied Mathematics and Computer Science Technical University of Denmark"],"affiliations":[{"raw_affiliation_string":"Department of Applied Mathematics and Computer Science Technical University of Denmark","institution_ids":["https://openalex.org/I96673099"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5090996622"],"corresponding_institution_ids":["https://openalex.org/I96673099"],"apc_list":null,"apc_paid":null,"fwci":0.4248,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.68191866,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.9084922671318054},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7666662931442261},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6803053617477417},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.6022219657897949},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5934463739395142},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5747596025466919},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5033835768699646},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.49662619829177856},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4861604869365692},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4848971962928772},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4827246367931366},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.45379674434661865},{"id":"https://openalex.org/keywords/focus","display_name":"Focus (optics)","score":0.4515515863895416},{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.4421220123767853},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4377305507659912},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.20196902751922607},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.17164725065231323},{"id":"https://openalex.org/keywords/work-in-process","display_name":"Work in process","score":0.1711294949054718},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1433752477169037},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12173232436180115},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08337682485580444},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08160504698753357},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07470005750656128}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.9084922671318054},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7666662931442261},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6803053617477417},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.6022219657897949},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5934463739395142},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5747596025466919},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5033835768699646},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.49662619829177856},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4861604869365692},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4848971962928772},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4827246367931366},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.45379674434661865},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.4515515863895416},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.4421220123767853},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4377305507659912},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.20196902751922607},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.17164725065231323},{"id":"https://openalex.org/C174998907","wikidata":"https://www.wikidata.org/wiki/Q357662","display_name":"Work in process","level":2,"score":0.1711294949054718},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1433752477169037},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12173232436180115},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08337682485580444},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08160504698753357},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07470005750656128},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/norchip.2014.7004742","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2014.7004742","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 NORCHIP","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:publications/5d8d0a1e-0c7a-49fc-8456-e1481e2822ef","is_oa":false,"landing_page_url":"https://orbit.dtu.dk/en/publications/5d8d0a1e-0c7a-49fc-8456-e1481e2822ef","pdf_url":null,"source":{"id":"https://openalex.org/S4306400705","display_name":"Technical University of Denmark, DTU Orbit (Technical University of Denmark, DTU)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I96673099","host_organization_name":"Technical University of Denmark","host_organization_lineage":["https://openalex.org/I96673099"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"M\u00fcller , C , Kasapaki , E , S\u00f8rensen , R B & Spars\u00f8 , J 2014 , Synthesis and Layout of an Asynchronous Network-on-Chip using Standard EDA Tools . in Proceedings of the 32nd NORCHIP Conference 2014 . IEEE , pp. 1-6 , 2014 IEEE 32nd NORCHIP Conference , Tampere , Finland , 27/10/2014 . https://doi.org/10.1109/NORCHIP.2014.7004742","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321806","display_name":"Lunds Universitet","ror":"https://ror.org/012a77v79"},{"id":"https://openalex.org/F4320333065","display_name":"Seventh Framework Programme","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W232434517","https://openalex.org/W1969483458","https://openalex.org/W1971571455","https://openalex.org/W2045288795","https://openalex.org/W2097327903","https://openalex.org/W2110851760","https://openalex.org/W2131180102","https://openalex.org/W2137616570","https://openalex.org/W2143626656","https://openalex.org/W2150872535","https://openalex.org/W2178247634","https://openalex.org/W2487142227","https://openalex.org/W4237692873","https://openalex.org/W4251474723","https://openalex.org/W4252462448"],"related_works":["https://openalex.org/W4312516786","https://openalex.org/W1502478103","https://openalex.org/W2109350679","https://openalex.org/W2093992207","https://openalex.org/W2085028021","https://openalex.org/W4300849150","https://openalex.org/W364924225","https://openalex.org/W2146990170","https://openalex.org/W304800142","https://openalex.org/W2086539401"],"abstract_inverted_index":{"Asynchronous":[0],"circuit":[1],"design":[2,7,11,77],"is":[3,40,74],"well":[4],"understood":[5],"but":[6],"tools":[8,24],"supporting":[9],"asynchronous":[10,36,67],"are":[12,17,86],"largely":[13],"lacking,":[14],"and":[15,30,63,83],"designers":[16],"limited":[18],"to":[19],"using":[20],"conventional":[21],"EDA-tools.":[22],"These":[23],"have":[25],"a":[26,70],"built-in":[27],"synchronous":[28],"mind-set":[29],"this":[31,55],"complicates":[32],"their":[33],"use":[34],"for":[35,51,69],"implementation.":[37],"One":[38],"example":[39],"the":[41,52,61,76,80],"key":[42],"role":[43],"that":[44],"clock":[45],"signals":[46],"play":[47],"in":[48],"specifying":[49],"time-constraints":[50],"synthesis.":[53],"In":[54],"paper":[56],"explain":[57],"how":[58],"we":[59],"handled":[60],"synthesis":[62],"layout":[64],"of":[65],"an":[66],"network-on-chip":[68],"multi-core":[71],"platform.":[72],"Focus":[73],"on":[75],"process":[78],"while":[79],"actual":[81],"NOC-design":[82],"its":[84],"performance":[85],"presented":[87],"elsewhere.":[88]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}