{"id":"https://openalex.org/W4404480536","doi":"https://doi.org/10.1109/norcas64408.2024.10752478","title":"Design Space Exploration of Dynamically Reconfigurable Network-on-Chip Architectures with Multiobjective Evolutionary Algorithms","display_name":"Design Space Exploration of Dynamically Reconfigurable Network-on-Chip Architectures with Multiobjective Evolutionary Algorithms","publication_year":2024,"publication_date":"2024-10-29","ids":{"openalex":"https://openalex.org/W4404480536","doi":"https://doi.org/10.1109/norcas64408.2024.10752478"},"language":"en","primary_location":{"id":"doi:10.1109/norcas64408.2024.10752478","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norcas64408.2024.10752478","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Nordic Circuits and Systems Conference (NorCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007980206","display_name":"Julian Haase","orcid":"https://orcid.org/0000-0002-8604-0139"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Julian Haase","raw_affiliation_strings":["Technische Universität Dresden,Chair of Adaptive Dynamic Systems,Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universität Dresden,Chair of Adaptive Dynamic Systems,Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059444436","display_name":"Najdet Charaf","orcid":"https://orcid.org/0000-0001-5005-0928"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Najdet Charaf","raw_affiliation_strings":["Technische Universität Dresden,Chair of Adaptive Dynamic Systems,Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universität Dresden,Chair of Adaptive Dynamic Systems,Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101666987","display_name":"Alexander Gro\u00df","orcid":"https://orcid.org/0009-0004-7516-0479"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Alexander Gro\u00df","raw_affiliation_strings":["Technische Universität Dresden,Chair of Adaptive Dynamic Systems,Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universität Dresden,Chair of Adaptive Dynamic Systems,Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060626530","display_name":"Diana G\u00f6hringer","orcid":"https://orcid.org/0000-0003-2571-8441"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Diana G\u00f6hringer","raw_affiliation_strings":["Technische Universität Dresden,Chair of Adaptive Dynamic Systems,Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universität Dresden,Chair of Adaptive Dynamic Systems,Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.26291738,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9854999780654907,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6928820610046387},{"id":"https://openalex.org/keywords/evolutionary-algorithm","display_name":"Evolutionary algorithm","score":0.5685519576072693},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.5209442377090454},{"id":"https://openalex.org/keywords/algorithm-design","display_name":"Algorithm design","score":0.46248775720596313},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4619676470756531},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.46098455786705017},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44589048624038696},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4450739622116089},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.43160876631736755},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3930553197860718},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34884506464004517},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3261421322822571},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2352505922317505},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16667619347572327},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06685540080070496}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6928820610046387},{"id":"https://openalex.org/C159149176","wikidata":"https://www.wikidata.org/wiki/Q14489129","display_name":"Evolutionary algorithm","level":2,"score":0.5685519576072693},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.5209442377090454},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.46248775720596313},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4619676470756531},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.46098455786705017},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44589048624038696},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4450739622116089},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.43160876631736755},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3930553197860718},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34884506464004517},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3261421322822571},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2352505922317505},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16667619347572327},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06685540080070496},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/norcas64408.2024.10752478","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norcas64408.2024.10752478","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Nordic Circuits and Systems Conference (NorCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"},{"id":"https://openalex.org/F4320321613","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2135981148","https://openalex.org/W2171872191","https://openalex.org/W2129678152","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W1508156141","https://openalex.org/W2754086592","https://openalex.org/W2144357574","https://openalex.org/W2057268231","https://openalex.org/W2060606678"],"abstract_inverted_index":{"Dynamic":[0],"Partial":[1],"Reconfiguration":[2],"(DPR)":[3],"has":[4],"become":[5],"increasingly":[6],"attractive":[7],"for":[8,36,53,102,154],"Field":[9],"Programmable":[10],"Gate":[11],"Array":[12],"(FPGA)":[13],"platforms,":[14,39],"as":[15],"it":[16],"allows":[17,71],"to":[18,72,107,135],"use":[19],"the":[20,24,54,74,93,120,125,144,147,158],"available":[21],"space":[22,123],"on":[23,81],"FPGA":[25],"more":[26,32],"efficiently.":[27],"This":[28],"results":[29,160],"in":[30],"a":[31,67,77,100],"complicated":[33],"mapping":[34,103],"process":[35],"dynamically":[37,108],"reconfigurable":[38,109],"but":[40],"also":[41],"enables":[42],"application":[43,84,104],"deployments":[44],"that":[45],"were":[46],"infeasible":[47],"before,":[48],"which":[49,70,97],"should":[50],"be":[51],"considered":[52],"Design":[55],"Space":[56],"Exploration":[57],"(DSE)":[58],"of":[59,76,95,124,146],"Network-On-Chip":[60],"(NoC)":[61],"architectures.":[62],"Therefore,":[63],"this":[64],"work":[65],"presents":[66],"DSE":[68],"framework,":[69],"optimize":[73],"microarchitecture":[75],"NoC":[78,126,139],"router":[79,127],"based":[80],"an":[82],"abstract":[83],"and":[85,156],"platform":[86],"description.":[87],"The":[88],"underlying":[89],"models":[90],"thereby":[91],"allow":[92],"incorporation":[94],"DPR,":[96],"is":[98,111,128],"why":[99],"methodology":[101],"task":[105],"graphs":[106],"platforms":[110],"proposed.":[112],"By":[113],"utilizing":[114],"modern":[115],"Multiobjective":[116],"Evolutionary":[117],"Algorithm":[118],"(MOEA),":[119],"large":[121],"design":[122],"efficiently":[129],"explored":[130],"without":[131],"requiring":[132],"preliminary":[133],"constraints":[134],"decision":[136],"variables.":[137],"Concrete":[138],"architectures":[140],"are":[141,161],"evaluated":[142],"with":[143],"help":[145],"highly":[148],"parameterizable":[149],"PANACA":[150],"platform.":[151],"Additionally,":[152],"tools":[153],"visualizing":[155],"analyzing":[157],"found":[159],"provided.":[162]},"counts_by_year":[],"updated_date":"2026-08-01T09:00:35.917206","created_date":"2025-10-10T00:00:00"}