{"id":"https://openalex.org/W4404480054","doi":"https://doi.org/10.1109/norcas64408.2024.10752464","title":"Novel Circuit for In-Memory Computing within STT-RAM Memory Blocks","display_name":"Novel Circuit for In-Memory Computing within STT-RAM Memory Blocks","publication_year":2024,"publication_date":"2024-10-29","ids":{"openalex":"https://openalex.org/W4404480054","doi":"https://doi.org/10.1109/norcas64408.2024.10752464"},"language":"en","primary_location":{"id":"doi:10.1109/norcas64408.2024.10752464","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norcas64408.2024.10752464","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Nordic Circuits and Systems Conference (NorCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072875033","display_name":"Pegah Shafaghi","orcid":null},"institutions":[{"id":"https://openalex.org/I204337017","display_name":"Aarhus University","ror":"https://ror.org/01aj84f44","country_code":"DK","type":"education","lineage":["https://openalex.org/I204337017"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Pegah Shafaghi","raw_affiliation_strings":["Aarhus University,Department of Electrical and Computer Engineering,Aarhus,Denmark"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aarhus University,Department of Electrical and Computer Engineering,Aarhus,Denmark","institution_ids":["https://openalex.org/I204337017"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021208899","display_name":"Yasser Rezaeiyan","orcid":"https://orcid.org/0000-0002-5678-820X"},"institutions":[{"id":"https://openalex.org/I204337017","display_name":"Aarhus University","ror":"https://ror.org/01aj84f44","country_code":"DK","type":"education","lineage":["https://openalex.org/I204337017"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Yasser Rezaeiyan","raw_affiliation_strings":["Aarhus University,Department of Electrical and Computer Engineering,Aarhus,Denmark"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aarhus University,Department of Electrical and Computer Engineering,Aarhus,Denmark","institution_ids":["https://openalex.org/I204337017"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049805518","display_name":"Sonal Shreya","orcid":"https://orcid.org/0000-0001-6340-0368"},"institutions":[{"id":"https://openalex.org/I204337017","display_name":"Aarhus University","ror":"https://ror.org/01aj84f44","country_code":"DK","type":"education","lineage":["https://openalex.org/I204337017"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Sonal Shreya","raw_affiliation_strings":["Aarhus University,Department of Electrical and Computer Engineering,Aarhus,Denmark"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aarhus University,Department of Electrical and Computer Engineering,Aarhus,Denmark","institution_ids":["https://openalex.org/I204337017"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043716992","display_name":"Farshad Moradi","orcid":"https://orcid.org/0000-0001-7077-8545"},"institutions":[{"id":"https://openalex.org/I204337017","display_name":"Aarhus University","ror":"https://ror.org/01aj84f44","country_code":"DK","type":"education","lineage":["https://openalex.org/I204337017"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Farshad Moradi","raw_affiliation_strings":["Aarhus University,Department of Electrical and Computer Engineering,Aarhus,Denmark"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aarhus University,Department of Electrical and Computer Engineering,Aarhus,Denmark","institution_ids":["https://openalex.org/I204337017"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050458474","display_name":"Hooman Farkhani","orcid":"https://orcid.org/0000-0002-8632-2240"},"institutions":[{"id":"https://openalex.org/I204337017","display_name":"Aarhus University","ror":"https://ror.org/01aj84f44","country_code":"DK","type":"education","lineage":["https://openalex.org/I204337017"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Hooman Farkhani","raw_affiliation_strings":["Aarhus University,Department of Electrical and Computer Engineering,Aarhus,Denmark"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aarhus University,Department of Electrical and Computer Engineering,Aarhus,Denmark","institution_ids":["https://openalex.org/I204337017"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3712,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.61516309,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7805590629577637},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.7050349116325378},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.6211031675338745},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6187849044799805},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5526559352874756},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.5118743777275085},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5112500190734863},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4935213327407837},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4722931683063507},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.463432639837265},{"id":"https://openalex.org/keywords/read-write-memory","display_name":"Read-write memory","score":0.4347493052482605},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.43221038579940796},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.42418789863586426},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.41820818185806274},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4175931513309479},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3894041180610657}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7805590629577637},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.7050349116325378},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.6211031675338745},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6187849044799805},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5526559352874756},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.5118743777275085},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5112500190734863},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4935213327407837},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4722931683063507},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.463432639837265},{"id":"https://openalex.org/C2776321774","wikidata":"https://www.wikidata.org/wiki/Q891131","display_name":"Read-write memory","level":3,"score":0.4347493052482605},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.43221038579940796},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.42418789863586426},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.41820818185806274},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4175931513309479},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3894041180610657}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/norcas64408.2024.10752464","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norcas64408.2024.10752464","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Nordic Circuits and Systems Conference (NorCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:publications/a9e5a59c-17a9-4d12-82ef-f6a36f000851","is_oa":false,"landing_page_url":"https://pure.au.dk/portal/en/publications/a9e5a59c-17a9-4d12-82ef-f6a36f000851","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Shafaghi, P, Rezaeiyan, Y, Shreya, S, Moradi, F & Farkhani, H 2024, Novel Circuit for In-Memory Computing within STT-RAM Memory Blocks. in J Nurmi, J Rodrigues, L Pezzarossa, V Aberg & B Behmanesh (eds), 2024 IEEE Nordic Circuits and Systems Conference (NorCAS) : Proceedings. IEEE Nordic Circuits and Systems Conference (NorCAS), Lund, Sweden, 29/10/2024. https://doi.org/10.1109/NorCAS64408.2024.10752464","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6299999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320317992","display_name":"Experiment","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4285257158","https://openalex.org/W2079019992","https://openalex.org/W4238754064","https://openalex.org/W4293159259","https://openalex.org/W3006048143","https://openalex.org/W2982726777","https://openalex.org/W2534610203","https://openalex.org/W919907138","https://openalex.org/W1697439211","https://openalex.org/W4404480054"],"abstract_inverted_index":{"While":[0],"the":[1,11,35,41,51,81,102,143,172,187,192],"von":[2],"Neumann":[3],"architectures":[4],"involve":[5],"separate":[6],"processing":[7],"and":[8,21,117,129,166],"memory":[9,36,68,135,152],"units,":[10],"movement":[12],"of":[13,40,55,67,83,101,186,194],"data":[14,31,46,78],"between":[15],"them":[16],"results":[17],"in":[18,59,87,89,191,204],"considerable":[19],"time":[20],"energy":[22,169],"expenses.":[23],"One":[24],"promising":[25,104],"alternative":[26],"is":[27,32,70,99,179],"in-memory":[28,139],"computing,":[29],"where":[30],"processed":[33],"within":[34,133],"itself.":[37],"Historically,":[38],"one":[39,100],"primary":[42],"methods":[43],"to":[44,108,126,171],"store":[45,77],"has":[47,162,197],"been":[48,198],"based":[49],"on":[50],"presence":[52,193],"or":[53],"absence":[54],"charge,":[56],"as":[57,73,113],"seen":[58],"DRAM,":[60],"SRAM,":[61],"etc.":[62],"However,":[63],"a":[64,122],"novel":[65,123],"class":[66],"devices":[69,165],"emerging,":[71],"known":[72],"resistive":[74,105],"memories,":[75],"which":[76],"by":[79],"changing":[80],"orientations":[82],"ferromagnetic":[84],"magnetization,":[85],"resulting":[86],"changes":[88],"its":[90,109,177],"resistance.":[91],"Amongst":[92],"them,":[93],"Spin":[94],"Transfer":[95],"Torque":[96],"RAM":[97],"(STTRAM)":[98],"most":[103],"memories":[106],"due":[107],"unique":[110],"features":[111],"such":[112],"CMOS":[114,206],"compatibility,":[115],"scalability,":[116],"nonvolatility.":[118],"This":[119],"paper":[120],"introduces":[121],"circuit":[124,145,161,190],"designed":[125],"implement":[127],"OR/NOR":[128],"AND/NAND":[130],"logic":[131,189],"functions":[132],"STT-RAM":[134,151],"bit":[136],"cells,":[137],"enabling":[138],"computing":[140],"(IMC).":[141],"Importantly,":[142],"proposed":[144,160,188],"can":[146],"be":[147],"integrated":[148],"into":[149],"existing":[150],"blocks":[153],"without":[154],"necessitating":[155],"any":[156],"structural":[157],"modifications.":[158],"The":[159,183],"significantly":[163],"fewer":[164],"consumes":[167],"less":[168],"compared":[170],"best":[173],"state-of-the-art":[174],"designs":[175],"while":[176],"speed":[178],"comparable":[180],"with":[181],"theirs.":[182],"correct":[184],"operation":[185],"process":[195],"variations":[196],"confirmed":[199],"using":[200],"Monte":[201],"Carlo":[202],"simulations":[203],"65-nm":[205],"technology.":[207]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}